Method and apparatus for generating bit errors with a...

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C714S782000

Reexamination Certificate

active

07003708

ABSTRACT:
A method and apparatus that enable a Poisson distribution to be approximated by generating random bit sequences over a number of clock cycles. The apparatus of the present invention comprises a Poisson distribution module that includes logic configured to modulo-2 add at least two pseudo-random bit sequences (PRBSs) together to generate a number of PRBSs, which are then compared to a threshold bit sequence. The result of the comparison is a random bit sequence. Over a number of clock cycles, the random bit sequences produced approximate a Poisson distribution. The present invention can be used to evaluate the performance of communications systems by modulo-2 adding these random bit sequences with encoded data words to insert errors into the encoded data words, and then determining how well the communications system decodes and corrects the errors in the encoded data words. The present invention is particularly useful in this environment because the true distribution of errors in encoded data words transmitted over communications links generally is Poisson in nature.

REFERENCES:
patent: 3614399 (1971-10-01), Linz
patent: 6816992 (2004-11-01), Eby
patent: 6859465 (2005-02-01), Colban

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for generating bit errors with a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for generating bit errors with a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for generating bit errors with a... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3660974

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.