Electrical computers and digital processing systems: processing – Processing control
Patent
1998-01-12
2000-03-07
An, Meng-Ai T.
Electrical computers and digital processing systems: processing
Processing control
712226, 712209, 712200, G06F 930
Patent
active
060353902
ABSTRACT:
A processor includes at least an execution unit that executes an instruction by performing an operation indicated by the instruction utilizing one or more operands and condition code logic that determines less than, greater than, and equal to condition code bits associated with the instruction concurrently with execution of the instruction by the execution unit. In one embodiment, the condition code logic includes a single computation stage that receives as inputs individual bit values of bit positions within first and second operands and logically combines the individual bit values. The single computation stage outputs, for each bit position, propagate, generate, and kill signals that collectively indicate values for the less than, greater than, and equal to condition code bits. One or more merging stages coupled to the computation stage then merge the propagate, generate, and kill signals into output signals that set the condition code bits.
REFERENCES:
patent: 4346437 (1982-08-01), Blahut et al.
patent: 4589065 (1986-05-01), Auslander et al.
patent: 4618956 (1986-10-01), Horst
patent: 4845659 (1989-07-01), Hrusecky
patent: 4924422 (1990-05-01), Vassiliadis et al.
patent: 4947359 (1990-08-01), Vassiliadis et al.
patent: 4951195 (1990-08-01), Fogg, Jr. et al.
patent: 5045992 (1991-09-01), Yates, Jr. et al.
patent: 5201056 (1993-04-01), Daniel et al.
patent: 5287467 (1994-02-01), Blaner et al.
patent: 5511172 (1996-04-01), Kimura et al.
patent: 5588127 (1996-12-01), Bosshart
patent: 5787407 (1998-07-01), Viot
patent: 5860017 (1999-01-01), Sharangpani et al.
Kavousianos and Nikolos, "Self-Exercising Self Testing K-order Comparators", VLSI Test Symposium, 1997, IEEE, p. 216-221, Apr. 1997.
Nasir, "DSP Chips and Total Processing Load of FFT Analysis", IEEE Colloquium on DSP Chips in Real-Time Instrumentation and Display Systems, Digest No: 1997/300, p. 6/1-6/5, Sep. 1997.
H. Sachar, "Fast Resolution of Condition Code For Some Logical Operations," IBM Technical Disclosure Bulletin, vol. 23, No. 4, Sep. 1980, pp. 1725-1726.
Burns Jeffrey L.
Dhong Sang Hoo
Nowka Kevin John
Silberman Joel Abraham
An Meng-Ai T.
Ciccozzi John
Dillon Andrew J.
International Business Machines - Corporation
Russell Brian F.
LandOfFree
Method and apparatus for generating and logically combining less does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for generating and logically combining less, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for generating and logically combining less will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-373102