Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
1999-08-10
2001-06-26
Bowers, Charles (Department: 2813)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S275000, C438S278000, C257S390000, C257S391000, C257S392000
Reexamination Certificate
active
06251732
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates generally to the alignment and positioning of mall features during fabrication of integrated circuit devices, including the alignment of code programming features in non-volatile memory devices.
Alignment and selectivity are important factors that affect production yields during the processes used in the manufacture of integrated devices having relatively small dimensions. By way of example, a number of integrated circuit based non-volatile memory devices require ion implantation to program selected code into selected memory cells during fabrication. One type of non-volatile memory device is a mask-programming read-only-memory (ROM) device. A mask programmable ROM is a non-volatile memory device that retains data even if power is removed from the device. One example of a ROM implementation using flat cell design is disclosed in U.S. Pat. No. 5,117,389 entitled “Flat-Cell Read-Only-Memory Integrated Circuit” by Yiu, which is incorporated by reference.
One typical ROM array architecture utilizes a plurality of metal-oxide-semiconductor (MOS) transistors, or memory cells, that are arranged in an array. The cells in the array are coupled using bitlines and wordlines. If a voltage applied to the gate of a particular memory cell is lower than a threshold voltage, the memory cell is not turned on (i.e. electric current will not flow between the source and the drain). On the other hand, if the voltage applied to the gate of the memory cell is higher then the threshold, the memory cell is turned on. Accordingly, the cell can be programmed by implanting selected memory cells in order to define the threshold voltage of the cell. For smaller integrated circuit devices, errors may occur in the ion implantation step due to variations in the critical dimensions of the code programming mask as well as possible misalignment of the mask.
An improved process for fabricating a flat cell mask programmable ROM device that utilizes alignment structures to reduce the risk of errors due to mask misalignment is described in the U.S. Pat. No. 5,691,216 entitled “Integrated Circuit Self-Aligning Process and Apparatus” by Yen et al., which is incorporated by reference. As described therein, alignment structures may offer certain advantages in improving alignment and selectivity. Referring initially to
FIGS. 1 and 2
, a flat cell mask programmable ROM device that is ready for code programming via ion implantation in accordance with the process described in the '216 patent will be briefly described. As best seen in
FIG. 1
, a ROM array is provided that has a plurality of wordlines
102
that are arranged orthogonally relative to a plurality of bitlines
104
. The wordlines
102
are isolated by ion barriers
202
that, as best seen in the cross sectional view of
FIG. 2
, usually have heights that are greater then the heights of the wordlines
102
. The ion barriers
202
effectively act as alignment structures that compensate for misalignments in the masking layer used during code programming of the mask ROM array. The ion barriers also help provide uniform channel widths along similar coded regions and provide additional contact and support surface area for the code programming mask.
FIG. 3
illustrates a side cross-sectional view of the mask ROM array of
FIG. 1
after the code programming mask
302
has been deposited and portions of it removed in preparation for code programming. The ion barriers
202
and the wordlines
102
are positioned over a gate oxide layer
300
. The ion barriers are typically made of silicon nitride or silicon dioxide and are positioned between the plurality of wordlines. Since the ion barriers have a height that is greater than the height of the wordlines, an uneven tooth-like topography results. Although this described structure works well, the tooth-like topography sometimes makes it difficult to remove the unwanted portions of the code programming mask
302
in preparation for ion implantation.
More specifically, the code programming mask
302
, may typically include, a bottom anti-reflective coating (BARC) layer
304
underlying a photoresist layer
306
. BARC layer
304
is placed over the uneven surface defined by the top surfaces of wordlines
102
and alignment structures
202
. Photoresist layer
306
is then deposited over BARC layer
304
. When the portions of code programming mask
302
is removed to expose some designated portions of the wordlines for code programming, some BARC material, or in the worst cases, photoresist, may be left behind in the trenches
308
that are defined by the top surfaces of the wordlines and part of the side walls of the alignment structures where the height of the alignment structures surpass those of the wordlines. The BARC material and/or photoresist residue left behind on the wordline surfaces may block the ion implants, which in turn may result in errors in the code programming process.
In view of the foregoing, improved methods and apparatuses for forming integrated circuit devices with alignment structures that promote self-alignment during ion implantation would be desirable.
SUMMARY OF THE INVENTION
To achieve the foregoing and other objects and according to the purpose of the present invention, improved methods for forming integrated circuit devices with alignment structures are disclosed. In one embodiment of the invention, a method of forming an integrated circuit device such as a read-only memory (ROM) array in preparation for code programming with a mask is disclosed. In one embodiment, a gate oxide layer is deposited over a substrate and a gate stack layer is formed over the gate oxide layer. The gate stack layer includes a conductive layer and a sacrificial gate layer formed above the conductive layer. The gate stack layer is patterned and etched to form a plurality of wordlines having openings therebetween. An ion barrier layer is deposited over the patterned gate stacks, filling the openings. The ion barrier layer is then etched back to form alignment structures in the openings. A code programming mask, is deposited over the resulting structure and patterned to expose portions of the sacrificial gates. The exposed portions of the plurality of sacrificial gates are removed, followed by ion implantation in the designated channel regions.
In a preferred embodiment, the ion barrier layer is planarized to a level of the gate stacks, forming alignment structures and gate stacks of substantially the same height so that the alignment structures and the sacrificial gates may cooperate to form a substantially planar top surface in preparation for deposition of the code programming mask.
These and other aspects and advantages of the present invention will become apparent upon reading the following detailed descriptions and studying the various drawings.
REFERENCES:
patent: 5117389 (1992-05-01), Yiu
patent: 5376573 (1994-12-01), Richart et al.
patent: 5609746 (1997-03-01), Farrar et al.
patent: 5620131 (1997-04-01), Kane et al.
patent: 5656519 (1997-08-01), Mogami
patent: 5691216 (1997-11-01), Yen et al.
patent: B1 6180463 (2001-01-01), Otsuki
Beyer Weaver & Thomas LLP
Bowers Charles
Kielin Erik
Macronix International Co. Ltd.
LandOfFree
Method and apparatus for forming self-aligned code... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for forming self-aligned code..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for forming self-aligned code... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2543172