Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Patent
1997-12-19
2000-01-18
Chin, Stephen
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
327157, H03D 324
Patent
active
060163321
ABSTRACT:
An integrated circuit (100) contains an analog phase-locked loop circuit having a phase detector circuit (16) which compares the phase of a reference signal (28) to the output (12) of the phase-locked loop circuit, a charge pump circuit (18) responsive to the phase detector circuit for varying the charge on a capacitor (36) of a loop filter circuit (20), a regulator circuit (22) which receives two separate control voltages (38, 44) from the loop filter circuit, and a voltage controlled oscillator circuit (24) which receives from the regulator circuit two separate control voltages (VIN, VREG). The voltage controlled oscillator circuit is designed to work with a relatively low regulated voltage, and the regulator circuit is implemented with n-channel devices. The two control voltages respectively effect coarse and fine adjustment of the frequency of the output signal from the phase-locked loop circuit.
REFERENCES:
patent: 5515012 (1996-05-01), Bhushan et al.
patent: 5691669 (1997-11-01), Tsai et al.
patent: 5844954 (1998-12-01), Casasanta et al.
Ovens Kevin M.
Smith Patrick R.
Brady III Wade James
Chin Stephen
Donaldson Richard L.
Jiang Lenny
Swayze, Jr. W. Daniel
LandOfFree
Method and apparatus for effecting analog phase-locked loop cont does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for effecting analog phase-locked loop cont, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for effecting analog phase-locked loop cont will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-567818