Error detection/correction and fault detection/recovery – Pulse or data error handling – Error/fault detection technique
Reexamination Certificate
2006-11-16
2009-06-09
Ton, David (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Error/fault detection technique
C714S746000
Reexamination Certificate
active
07546519
ABSTRACT:
An error detection circuit for a latch precharges two dynamic nodes whose discharge paths are gated by true and complement storage nodes of the latch, such that one and only one of the dynamic nodes always discharges when the clock signal transitions from an active state to an inactive state. If a soft error flips the contents of the latch during storage mode the other dynamic node will discharge. A gate having inputs coupled to the dynamic nodes produces an error signal when both nodes have discharged. The error signal can then be used to select between true and complement outputs of the latch. The invention can be implemented in a more robust embodiment which examines the outputs of two error detection circuits to generate a combined error signal that ensures against false error detection when an upset occurs within one of the detection circuits.
REFERENCES:
patent: 6380781 (2002-04-01), Karnik et al.
patent: 6724676 (2004-04-01), Schneider et al.
patent: 6954912 (2005-10-01), Srivastava et al.
patent: 7038515 (2006-05-01), Rusu et al.
patent: 7068088 (2006-06-01), Petersen
patent: 7323920 (2008-01-01), Naffziger
patent: 7415645 (2008-08-01), Drake et al.
Y. Arima et al., “Cosmic-Ray Immune Latch Circuit for 90nm Technology and Beyond,” IEEE Int'l. Solid-State Circuits Conf., Session 27.1 (Feb. 18, 2004).
T. Calin et al., “Upset Hardened Memory Deisng for Submicron CMOS Technology,” IEEE Trans. on Nuclear Science, vol. 43, n. 6, pp. 2874-2878 (Dec. 1996).
T. Karnik, “Selective Node Engineering for Chip-Level Soft Error Rate Improvement,” IEEE Symposium on VLSI Circuits, pp. 204-205 (2002).
International Business Machines - Corporation
Musgrove Jack V.
Salys Casimer K.
Ton David
LandOfFree
Method and apparatus for detecting and correcting soft-error... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for detecting and correcting soft-error..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for detecting and correcting soft-error... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4086680