Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-11-28
2006-11-28
Kik, Phallaka (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07143376
ABSTRACT:
Method and apparatus for design verification with equivalency checking is described. More particularly, an integrated circuit design for a device having programmable logic is obtained, and a test case design having one or more test patterns is obtained to test the integrated circuit design. Memory states for the test patterns are obtained and applied to configure at least a programmable logic portion of the integrated circuit design with at least one test pattern to provide a configured design. Equivalency checking with the at least one test pattern and the configured design may be done to determine if the configured design is functionally equivalent to the at least one test pattern.
REFERENCES:
patent: 5594657 (1997-01-01), Cantone et al.
patent: 5854752 (1998-12-01), Agarwal
patent: 6021513 (2000-02-01), Beebe et al.
patent: 6216257 (2001-04-01), Agrawal et al.
patent: 6311316 (2001-10-01), Huggins et al.
patent: 6477683 (2002-11-01), Killian et al.
patent: 6668237 (2003-12-01), Guccione et al.
patent: 6889368 (2005-05-01), Mark et al.
patent: 6912706 (2005-06-01), Stamm et al.
patent: 7085976 (2006-08-01), Shirazi et al.
patent: 2003/0200520 (2003-10-01), Huggins et al.
patent: 2004/0088691 (2004-05-01), Hammes et al.
patent: 2006/0041872 (2006-02-01), Poznanovic et al.
patent: 2006/0053404 (2006-03-01), Allen et al.
Chen et al., “Design Verification of FPGA Implementations”, IEEE Design & Test of Computers, vol. 16, No. 2, Apr.-Jun. 1999, pp. 66-73.
Brand, “Verification of Large Synthesized Designs”, 1993 IEEE/ACM International Conference on Computer-Aided Design, Nov. 7, 1993, pp. 534-537.
Xilinx, Inc.; Application Note, XAPP108; “Chip-Level HDL Simulation Using the Xilinx Alliance Series”; May 21, 1998 (Version 1.0); available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124, pp. 1-15.
Altera; Application Note 296; “Using Verplex Conformal LEC for Formal Verification of Design Functionality”; Jan. 2003, Ver. 1.0; available from Altera Corporation; pp. 1-14.
Xilinx, Inc.; Application Note, XAPP413; “Xilinx/Verplex Conformal Verification Flow”; Oct. 2, 2001 (Version 1.1); available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; pp. 1-10.
Xilinx, Inc.; Application Note, XAPP414; “Xilinx/Synopsys Formality Verification Flow”; Jan. 21, 2002 (Version 1.3); available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; pp. 1-15.
IEEE Verilog(TM) HDL Language Reference Manual Project (LRM); Chapter 7.6; downloaded from http://www-ee.eng.hawaii.edu/˜msmith/ASICs/HTML/Verilog/Verilog.htm; Feb. 24, 2004; pp. 1-14.
Xilinx, Inc.; Table 2-1 “Design Verification”; downloaded from http://toolbox.xilinx.com/docsan/xilinx5/data/docs/dev/dev0015—6.html; Feb. 28, 2003, pp. 1-9.
Kanzaki Kim
Kik Phallaka
Webostad W. Eric
Xilinx , Inc.
LandOfFree
Method and apparatus for design verification with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for design verification with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for design verification with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3638301