Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Patent
1994-02-28
1995-01-31
Fears, Terrell W.
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
36518901, 365201, 371 113, G11C 1300
Patent
active
053863836
ABSTRACT:
A memory system (30), comprised of a plurality of banks (32.sub.0 -32.sub.7) of DRAM devices (10) is controlled by a memory controller (34) that not only determines the presence and density of the DRAM devices upon power-up, but also controls their addressing during normal operation. The memory controller addresses the DRAM devices in each bank by providing each with a complete row address and a complete column address that simultaneously specifies the row and column address for the condition when the DRAM device is symmetric and asymmetric. In this way, the controller can accommodate both symmetric and asymmetric DRAM devices in the same bank.
REFERENCES:
patent: 4533843 (1985-08-01), McAlexander
patent: 4757503 (1988-07-01), Hayes et al.
patent: 4916700 (1990-04-01), Ito et al.
patent: 4980888 (1990-12-01), Bruce et al.
patent: 5016220 (1991-05-01), Yamagata
patent: 5228045 (1993-07-01), Chiles
patent: 5231605 (1993-07-01), Lee
P. Raghavachari, "Circuit Pack BIST from System to Factory-the MCERT Chip," IEEE Proceedings of the International Test Conference 1991, pp. 641-648.
S. N. Chau and D. A. Rennels, "Self-Testing Computer Memory," NASA Tech Briefs, Apr. 1989, Washington DC, US, pp. 249-250.
Katsuji Hosoda, "Integrated MOS Memory Circuit Element," Patent Abstracts of Japan, vol. 8, No. 125, pp. 279, 1562, Jun. 12, 1984.
M. Y. Hsiao, "A Class of Optimal Minimum Odd-Weight-Column SEC-DED Codes," IBM J. Res. Develop., 395-401 (Jul. 1970).
AT&T Corp.
Fears Terrell W.
Levy Robert B.
LandOfFree
Method and apparatus for controlling dynamic random access memor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for controlling dynamic random access memor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for controlling dynamic random access memor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1106392