Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
1999-02-18
2004-01-27
Decady, Albert (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
Reexamination Certificate
active
06684362
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to the data processing field, and more particularly, relates to methods and apparatus for connecting a manufacturing test interface to a global serial bus, such as, an inter integrated circuit (I
2
C) bus.
DESCRIPTION OF THE RELATED ART
The I
2
C bus is an industry standard serial bidirectional 2-wire bus typically used to interconnect multiple integrated circuits by one or more masters and slaves. The I
2
C bus includes two bus lines, a serial data line (SDA) and a serial clock line (SCA). The I
2
C bus supports any integrated circuit (IC) fabrication process, such as negative-channel metal oxide semiconductor (NMOS), complementary metal oxide semiconductor (CMOS), and bipolar. Serial data (SDA) and serial clock (SLC) information are carried by two wires between multiple devices connected to the 1
2
C bus.
A need exists for methods and an effective mechanism to connect a manufacturing test interface, such as a Joint Test Action Group (JTAG) interface IEEE 1149.1 specification, to a global serial bus including an inter integrated circuit (I
2
C) bus. It is desirable to use the global serial bus, such as the I
2
C bus, to query VPD information, provide register access, and perform testing in multiple devices attached to the serial bus including memory and IO subsystems.
SUMMARY OF THE INVENTION
A principal object of the present invention is to provide methods and apparatus for connecting a manufacturing test interface to a global serial bus, including an inter integrated circuit (I
2
C) bus. Other objects are to provide such methods and apparatus substantially without negative effects and that overcome many of the disadvantages of prior art arrangements.
In brief, methods and apparatus are provided for connecting a manufacturing test interface to a global serial bus, such as an inter integrated circuit (I
2
C) bus. Input/output buffer logic buffers data to be transferred to and from the global serial bus. A slave interface logic connected to the input/output buffer logic receives and sends data to the input/output buffer logic. A slave controller coupled to the input/output buffer logic and to the slave interface logic paces data exchange to the input/output buffer logic.
In accordance with a feature of the invention, error detection logic is coupled between the input/output buffer and the global serial bus for detecting an error.
REFERENCES:
patent: 6081865 (2000-06-01), Tavallaei et al.
patent: 6188381 (2001-02-01), van der Wal et al.
patent: 6553439 (2003-04-01), Greger et al.
patent: 07-028750 (1995-01-01), None
patent: 10-326251 (1998-12-01), None
Currier Guy Richard
Harveland James Scott
Vincent Sharon Denos
Wiltgen Paul Leonard
De'cady Albert
International Business Machines - Corporation
Lamarre Guy
Pennington Joan
LandOfFree
Method and apparatus for connecting manufacturing test... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for connecting manufacturing test..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for connecting manufacturing test... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3228861