Method and apparatus for clock-and-data recovery using a...

Details Method and apparatus for clock-and-data recovery using a... Method and apparatus for clock-and-data recovery using a...

2007-03-27

2007-03-27

Patel, Jay K. (Department: 2611)

Pulse or digital communications

Synchronizers

Phase displacement, slip or jitter correction

C375S355000

Reexamination Certificate

active

10163340

ABSTRACT:
A clock and data recovery circuit includes a delay-locked-loop adapted to recover data from a data stream: and a phase-locked-loop in communication with the delay-locked-loop and adapted to recover a clock signal from the data stream.

REFERENCES:
patent: 4590602 (1986-05-01), Wolaver
patent: 5301196 (1994-04-01), Ewen et al.
patent: 5727037 (1998-03-01), Maneatis
patent: 5736961 (1998-04-01), Fenton et al.
patent: 6028903 (2000-02-01), Drost et al.
patent: 6057739 (2000-05-01), Crowley et al.
patent: 6100722 (2000-08-01), Dalmia
patent: 6252443 (2001-06-01), Dortu et al.
patent: 6288589 (2001-09-01), Potter et al.
patent: 6476653 (2002-11-01), Matsuzaki
patent: 6822483 (2004-11-01), Fu et al.
patent: 6910144 (2005-06-01), Ehlert et al.
patent: 2002/0075981 (2002-06-01), Tang et al.
Daniel Friedman et al., Sub-Picosecond Jitter SiGe BiCMOS Transmit and Receive PLLs for 12.5 Gbaud Serial Data Communication, Jan. 5, 2000.
Tobias Ellermeyer, Ulrich Langmann, Berthold Wedding, Wolfgang Pojlmann, A 10Gb/s Eye Opening Monitor IC for Decision-Guided Optimization of the Frequency Response of an Optical Receiver, Feb. 7, 2000, pp. 50-51 of ISSCC 2000/Session 3/Gigabit-Rate Communications/Paper MP 3.1, 2 pages Total.
Sang-Hyun Lee, Moon-Sang Hwang, Toungdon Choi, Sungjoon Kim, Yongsam Moon, Bong-Joon Lee, Deog-Kyoon Jeong, Wonchan Kim, Young June Park, Gi-Jung Ahn, A 5Gb/s 0.25 um CMOS Jitter-Tolerant Variable-Interval Oversampling Clock/Data Recovery Circuit, Feb. 5, 2002, pp. 256-257 of ISSCC 2002/Session 15/Gigabit Communications/15.5, 2 Pages Total.
M. Rau, T. Oberst, R. Lares, A. Rothermel, R. Schweer, N. Menoux, Clock/Data Recovery PLL Using Half-Frequency Clock, Jul. 1997, pp. 1156-1159 of IEEE Journal of Solid-State Circuits, vol. 32, No. 7, 4 Pages Total.
Evelina Yeung, Mark A. Horowitz, A 2.4 G b/s/pin Simultaneous Bidirectional Parallel Link With Per-Pin Skew Compensation, Nov. 2000, pp. 1619-1628 of IEEE Journal of Solid-State Circuits, vol. 35, No. 11, 10 Pages Total.
Sang-Hyun Lee et al., A 5Gb/s 0.25 um CMOS Jitter-Tolerant Variable-Interval Oversampling Clock/Data Recovery Ciruit, ISSCC 2002/Session 15/Gigabit Communications/15.5, pp. 56-58.

Affiliated with

Also associated with

Rating

Method and apparatus for clock-and-data recovery using a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for clock-and-data recovery using a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for clock-and-data recovery using a... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3742633