Method and apparatus for automatic scan completion in the...

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C714S025000, C714S030000, C714S034000, C714S727000

Reexamination Certificate

active

07966536

ABSTRACT:
A method for automatic scan completion in the event of a system checkstop in a processor. The processor includes: a processor register; a millicode interface connected between the processor register and a checkstop scan controller; a checkstop logic circuit connected between the checkstop scan controller and a checkstop scan engine; and a scan chain engine and a scan chain connected to the checkstop scan engine. The method includes (a) upon occurrence of a checkstop serially reading data from a processor register and serially writing the data to latches of a scan chain register; and (b) upon occurrence of a system checkstop during (a), stopping the reading and writing and moving data sent before the system checkstop from latches of the scan chain where the data was stored when the system checkstop occurred to latches where the data would have been stored if the system checkstop had not occurred.

REFERENCES:
patent: 5954825 (1999-09-01), Kaiser et al.
patent: 6189112 (2001-02-01), Slegel et al.
patent: 6502208 (2002-12-01), McLaughlin et al.
patent: 6625749 (2003-09-01), Quach
patent: 7111196 (2006-09-01), Balazich et al.
patent: 7461309 (2008-12-01), Kiryu
patent: 7467325 (2008-12-01), Eisen et al.
patent: 7475311 (2009-01-01), Kiryu
patent: 7568138 (2009-07-01), Martens et al.
patent: 7743306 (2010-06-01), Wen et al.
patent: 2003/0115525 (2003-06-01), Hill et al.
patent: 2005/0138509 (2005-06-01), Kiryu et al.
patent: 2007/0011537 (2007-01-01), Kiryu
patent: 2007/0255997 (2007-11-01), Xiao et al.
patent: 2008/0235454 (2008-09-01), Duron et al.
patent: 2008/0235543 (2008-09-01), Wen et al.
patent: 2009/0083593 (2009-03-01), Wen et al.
patent: 2009/0319842 (2009-12-01), Wen et al.
Pyron et al., DFT Advances in Motorola's MPC7400, a PowerPC Microprocessor, 1999, IEEE, pp. 137-146.
Riley et al., Debug of the Cell Processor: Moving the Lab into Silicon, 2006, IEEE, pp. 1-9.
Riley et al., Cell Broadband Engine Debugging for Unknown Events, Sep. 2007, IEEE, pp. 486-493.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for automatic scan completion in the... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for automatic scan completion in the..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for automatic scan completion in the... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2730849

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.