Method and apparatus for at-speed testing of digital circuits

Details Method and apparatus for at-speed testing of digital circuits Method and apparatus for at-speed testing of digital circuits

2005-11-15

2005-11-15

Lamarre, Guy J. (Department: 2133)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

C714S030000, C713S503000

Reexamination Certificate

active

06966021

ABSTRACT:
A scheme for multi-frequency at-speed logic Built-In Self Test (BIST) is provided. This scheme allows at-speed testing of very high frequency integrated circuits controlled by a clock signal generated externally or on-chip. The scheme is also applicable to testing of circuits with multiple clock domains which can be either the same frequency or different frequency. Scanable memory elements of the digital circuit are connected to define plurality of scan chains. The loading and unloading of scan chains is separated from the at-speed testing of the logic between the respective domains and may be done at a faster or slower frequency than the at-speed testing. The BIST controller, Pseudo-Random Pattern Generator (PRPG) and Multi-input Signature Register (MISR) work at slower frequency than the fastest clock domain. After loading of a new test pattern, a clock suppression circuit allows a scan enable signal to propagate for more that one clock cycle before multiple capture clock is applied. This feature relaxes the speed and skew constraints on scan enable signal design. Only the capture cycle is performed at the corresponding system timing. A programmable capture window makes it possible to test every intra- and inter-domain at-speed without the negative impact of clock skew between clock domains.

REFERENCES:
patent: 4503537 (1985-03-01), McAnney
patent: 5349587 (1994-09-01), Nadeau-Dostie et al.
patent: 5524114 (1996-06-01), Peng
patent: 5614838 (1997-03-01), Jaber et al.
patent: 5680543 (1997-10-01), Bhawmik
patent: 5717702 (1998-02-01), Stokes et al.
patent: 5740182 (1998-04-01), Narain
patent: 5812561 (1998-09-01), Giles et al.
patent: 5867507 (1999-02-01), Beebe et al.
patent: 6014763 (2000-01-01), Dhong et al.
patent: 6055658 (2000-04-01), Jaber et al.
patent: 6145105 (2000-11-01), Nadeau-Dostie et al.
patent: 6178532 (2001-01-01), Pierce et al.
patent: 6199182 (2001-03-01), Whetsel
patent: 6286119 (2001-09-01), Wu et al.
patent: 6330681 (2001-12-01), Cote et al.

Affiliated with

Also associated with

Rating

Method and apparatus for at-speed testing of digital circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for at-speed testing of digital circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for at-speed testing of digital circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3492987