Method and apparatus for an efficient multi-path trace cache...

Details Method and apparatus for an efficient multi-path trace cache... Method and apparatus for an efficient multi-path trace cache...

2011-04-19

2011-04-19

Kindred, Alford W (Department: 2181)

Electrical computers and digital processing systems: processing

Processing control

Branching

Reexamination Certificate

active

07930525

ABSTRACT:
A novel trace cache design and organization to efficiently store and retrieve multi-path traces. A goal is to design a trace cache, which is capable of storing multi-path traces without significant duplication in the traces. Furthermore, the effective access latency of these traces is reduced.

REFERENCES:
patent: 6073213 (2000-06-01), Peled et al.
patent: 7366875 (2008-04-01), Rasche et al.
patent: 2002/0095553 (2002-07-01), Mendelson et al.
Jacobson et al, “Trace Preconstruction”, ACM, 2000.
Friendly, D., Patel, S., and Patt, Y., “Alternative Fetch and Issue Policies for the Trace Cache Fetch Mechanism”, In Proceedings of the 30th International Symposium on Microarchitecture, Dec. 1997.
Black, B., Rychlik, B., and Shen, J., “The Block-Based Trace Cache”, In Proceedings of the 26th International Symposium on Computer Architecture, May 1999.
Jacobson, Q., Rotenberg, E., and Smith, J. E., “Path-based Next Trace Prediction”, In Proceedings of the 30th International Symposium on Microarchitecture, Dec. 1997.

Affiliated with

Also associated with

Rating

Method and apparatus for an efficient multi-path trace cache... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for an efficient multi-path trace cache..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for an efficient multi-path trace cache... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2699194