Method and apparatus for an address triggered RAM circuit

Details Method and apparatus for an address triggered RAM circuit Method and apparatus for an address triggered RAM circuit

1998-09-09

2000-09-12

Nelms, David

Static information storage and retrieval

Read/write circuit

Differential sensing

365196, 3652335, G11C 702

Patent

active

06118716&

ABSTRACT:
A memory device having a sense trigger coupled to receive an address when available, and to assert a sense trigger signal to the sense trigger when the sense trigger receives the address. The memory device also has an N-nary, or 1-of-N, input logic gate that provides additional assurance that no more than one word line is asserted when an address is decoded. The memory device also has an N-nary, or 1-of-N, output driver logic gate that provides an output signal directly useful for providing to another (N-nary) 1-of-N logic gate.

REFERENCES:
patent: 5208489 (1993-05-01), Houston
patent: 5208490 (1993-05-01), Yetter
patent: 5251176 (1993-10-01), Komatsu
patent: 5424734 (1995-06-01), Hirahara et al.
patent: 5524088 (1996-06-01), Yoshida
patent: 5596539 (1997-01-01), Passow
patent: 5640108 (1997-06-01), Miller
patent: 5682353 (1997-10-01), Eitan et al.
patent: 5841719 (1998-11-01), Hirata

Affiliated with

Also associated with

Rating

Method and apparatus for an address triggered RAM circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for an address triggered RAM circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for an address triggered RAM circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-102096