Electrical computers and digital processing systems: support – Synchronization of clock or timing signals – data – or pulses – Using delay
Reexamination Certificate
2000-06-29
2004-04-20
Lee, Thomas (Department: 2185)
Electrical computers and digital processing systems: support
Synchronization of clock or timing signals, data, or pulses
Using delay
C713S500000, C713S503000, C713S600000
Reexamination Certificate
active
06725390
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The field of the invention may include signal alignment among active electrical devices, circuits, and systems. More particularly, the invention may include employing a transmitted data signal as a clock signal to align this clock signal in a receive device with the incoming data signal.
2. Background Information
A computer may be thought of as a machine that may be programmed to manipulate symbols. Computers may perform complex and repetitive procedures quickly, precisely and reliably and may quickly store and retrieve large amounts of data. The physical devices (or components) from which a computer may be constructed (electronic circuit devices and input/output devices) are known as “hardware”. Most computers have four types of hardware devices: central processing unit (CPU), input, output, and memory. The CPU executes programs (“software”) that tell the computer what to do. Input and output (I/O) devices allow the computer to communicate internally among devices and externally with a computer user or other computers. Memory devices may be used to hold intermediate results or to hold programs, application instructions, and database field information.
The last century has seen increasingly complicated networks of machines and systems—satellites, Internet nodes, electrical grids, landline and cell-based phone communications. For those networks to carry out coordinated actions, each needs to agree on the time as they communicate with one another. In order to share information, a computer or a network of computers needs to know when to speak, when to respond, and at what rate to do so. In this sense, the amount of information a computer or a network may distribute is directly related to how fast that information may be transmitted and how accurately time may be synchronized within the computer or across a network.
Intermediate results, programs, application instructions, and field information from database records may be distributed within a computer system as data signals in the form of ones and zeros. To send two data signals along parallel buses to a first and second data port in receive device, for example, a transmit timing signal (or “clock”) conventionally is sent to a clock recovery device associated with the receive device in advance of the data signals, such as at initialization. This transmit timing signal may be transmitted in the form of a wave having a series of voltage changes that are identified as edges.
On receiving the timing signal, the receive device splits the transmit timing signal into a first timing signal and a second timing signal. These two timing signals are then each routed through a clock buffer, one for each data signal, to the first and second data ports. Each clock buffer uniquely shifts the edges of its own timing signal to account for timing skews that affect the travel speed of its associated timing signal. Timing skews accounted for by a clock buffer may result from variations in the materials used to manufacture one computer to the next, manufacturing tolerance and techniques, and variations in voltages and temperatures as the computer operates over time.
The conventional goal in the above example may be to align the edge of the first timing signal to the center of the first data packet and align an edge of the second timing signal to the center of the second data packet. The problem with this approach may be that the first timing signal edge and the second timing signal edge originate from the same source, namely an edge of the transmit timing signal. Since the receive device splits the transmit timing signal into a first timing signal and a second timing signal, the above approach may be the equivalent of trying to align the one waveform edge of the transmit timing signal to two different data packet centers. Even if this one edge was aligned with the center of the first data packet, timing skews introduced into the second data packet by the transmit device and by the bus over which that data signal travels will most likely result in an undesirable misalignment between the waveform edge and the center of the second data packet.
REFERENCES:
patent: 4677394 (1987-06-01), Vollmer
patent: 5313501 (1994-05-01), Thacker
patent: 5355037 (1994-10-01), Andresen et al.
patent: 5513377 (1996-04-01), Capowski et al.
patent: 5604775 (1997-02-01), Saitoh et al.
patent: 5790612 (1998-08-01), Chengson et al.
patent: 5828857 (1998-10-01), Scalise
patent: 5872959 (1999-02-01), Nguyen et al.
patent: 5894570 (1999-04-01), Barkey et al.
patent: 5910740 (1999-06-01), Underwood
patent: 6105144 (2000-08-01), Wu
patent: 6157690 (2000-12-01), Yoneda
patent: 6177844 (2001-01-01), Sung et al.
patent: 6178123 (2001-01-01), Kato et al.
patent: 6262998 (2001-07-01), Hogeboom
patent: 6282592 (2001-08-01), Aston et al.
patent: 6332010 (2001-12-01), Lee
patent: 6493829 (2002-12-01), Kubo
patent: 406069989 (1994-03-01), None
patent: 411120504 (1999-04-01), None
patent: 99/1971 (1999-12-01), None
Hideo Kuwahara et al., “Phase Aligned Passive Bus (PAB) Scheme for ISDN User-Network Interface”, IEEE Journal, vol. Sac-4, No. 8, Nov. 1986, pp. 1367-1372.*
Alex Waizman, “A Delay Line Loop for Frequency Synthesis of De-Skewed Clock”, Feb. 1994, pp. 298-299.
Liu Jonathan H.
To Hing Y.
Blakely , Sokoloff, Taylor & Zafman LLP
Cao Chun
Intel Corporation
Lee Thomas
LandOfFree
Method and an apparatus for adjusting clock signal to sample... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and an apparatus for adjusting clock signal to sample..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and an apparatus for adjusting clock signal to sample... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3260948