Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1997-12-31
1999-10-12
Niebling, John F.
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438303, 438592, 438685, 438686, H01L 21336
Patent
active
059666072
ABSTRACT:
A process for forming metal salicide layers on an MOS transistor structure that reduces the risk of forming metal silicide bridges between source/drain regions and a polysilicon gate. The process includes the use of a uni-directional ion metal plasma deposition step to deposit a metal layer on the surface of a MOS transistor structure such that the ratio of the metal layer thickness on the surface of a gate sidewall spacers to the metal layer thickness on the surface of a polysilicon gate is no greater than 0.2. The relatively thin metal layer on the surface of the gate sidewall spacer reduces the possibility of forming metal silicide defects.
REFERENCES:
patent: 5858849 (1999-01-01), Chen
Dixit, G. a. et al, Ion Metal Plasma (IMP) Deposited Titanium Liners for 0.25/0.18 .mu.m Multilevel Interconnections, IEEE pp. 357-360 (1996). no month.
Wolf, S. et al., Silicon Processing for the VLSI Era I,pp. 397-399, (Lattice Press 1986). no month.
Chee Lay
Naem Abdalla
Ghyka Alexander G.
National Semicoinductor Corporation
Niebling John F.
LandOfFree
Metal salicide process employing ion metal plasma deposition does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Metal salicide process employing ion metal plasma deposition, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Metal salicide process employing ion metal plasma deposition will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-661797