Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2005-10-04
2005-10-04
Whitehead, Jr., Carl (Department: 2813)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S183000, C438S618000, C438S923000, C438S926000
Reexamination Certificate
active
06951806
ABSTRACT:
A structure includes a substrate, first and second signal lines above the substrate, where unused substrate surface area exists between the first and second signal lines, and a first shield line in the unused substrate surface area. To define the first shield line, the signal line layout which includes the first and second signal lines is defined. Any areas which are not signal lines are then defined as unused areas of the substrate. The shield lines including the first shield line are then defined in portions of the unused areas of the substrate. In this manner, shield lines are automatically designed at every available location without requiring any allocation of substrate surface area.
REFERENCES:
patent: 5135889 (1992-08-01), Allen
patent: 5196377 (1993-03-01), Wagner et al.
patent: 5262353 (1993-11-01), Sun et al.
patent: 5321283 (1994-06-01), Cogan et al.
patent: 5371321 (1994-12-01), Hamzehdoost et al.
patent: 5418504 (1995-05-01), Nottenburg
patent: 5446243 (1995-08-01), Crowder et al.
patent: 5761049 (1998-06-01), Yoshidome et al.
patent: 5798298 (1998-08-01), Yang et al.
patent: 5847381 (1998-12-01), Isogai
patent: 5854503 (1998-12-01), Hsueh et al.
patent: 5880024 (1999-03-01), Nakajima et al.
patent: 5915201 (1999-06-01), Chang et al.
patent: 5994765 (1999-11-01), Mitra et al.
patent: 6001710 (1999-12-01), Francois et al.
patent: 6022787 (2000-02-01), Ma
patent: 6097092 (2000-08-01), Natzle
patent: 6166440 (2000-12-01), Yang
patent: 6180430 (2001-01-01), Kong et al.
patent: 6396146 (2002-05-01), Nakayama
patent: 6465339 (2002-10-01), Brankner et al.
patent: 6605873 (2003-08-01), Vigna et al.
patent: 6649997 (2003-11-01), Koike
patent: 2002/0000663 (2002-01-01), Nakayama
patent: 04-313300 (1992-11-01), None
patent: 405343546 (1993-12-01), None
Stan Gibilisco, “Dictionary of Electronics”, TAB Books, 1993, p. 277.
Kwon, “Closely Packed Microstrip Lines as Very High Speed Chip to Chip Interconnects,” Sep. 1987, vol. CHMT-10 No. 3, p. 314-15.
MacDonald John F.
Schweikert Daniel G.
Gunnison McKay & Hodgson, L.L.P.
Hodgson Serge J.
Jr. Carl Whitehead
Mitchell James
Sun Microsystems Inc.
LandOfFree
Metal region for reduction of capacitive coupling between... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Metal region for reduction of capacitive coupling between..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Metal region for reduction of capacitive coupling between... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3484259