Metal-polycrystalline silicon-N-well multiple layered capacitor

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

438253, 438239, 438394, 257306, 257307, H01L 218242, H01L 2120, H01L 27108

Patent

active

061469394

ABSTRACT:
A stacked capacitor that has a large capacitance per unit area (Co), very low voltage coefficient (Kv), and an acceptable parasitic capacitance factor (Kp) is described that uses only one polysilicon layer. The stacked capacitor is formed at the surface of a semiconductor substrate of a first conductivity type. The stacked capacitor has a bottom plate that is formed by a lightly doped well diffused into the surface of the semiconductor substrate. The bottom plate also has a first plurality of interconnected conductive layers of a first conductive material disposed above and aligned with the well, whereby a first conductive layer of the first plurality of conductive layers is connected to the well by multiple contacts distributed over an area of the well. The stacked capacitor further has a top plate with a second conductive layer of a second conductive material such as a highly doped polycrystalline silicon placed between the well and the first conductive layer and has openings distributed over a surface area of the conductive material to allow the multiple contacts to connect the well and the first conductive layer. The top plate further has second plurality of interconnected conductive layers of the first conductive material connected to the second conductive layer and interleaved between each layer of the first plurality of conductive layers. Additionally the stacked capacitor has a dielectric having a plurality of insulating layers to electrically isolate each of the conductive layers from each other.

REFERENCES:
patent: 4377029 (1983-03-01), Ozawa
patent: 4700457 (1987-10-01), Matsukawa
patent: 4914497 (1990-04-01), Kondo
patent: 5021920 (1991-06-01), Smith
patent: 5108941 (1992-04-01), Paterson et la.
patent: 5130267 (1992-07-01), Kaya et al.
patent: 5166858 (1992-11-01), Frake et al.
patent: 5744385 (1998-04-01), Hojabri
patent: 5874770 (1999-02-01), Saia et al.
patent: 6063659 (2000-05-01), Le
patent: 6066537 (2000-05-01), Poh

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Metal-polycrystalline silicon-N-well multiple layered capacitor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Metal-polycrystalline silicon-N-well multiple layered capacitor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Metal-polycrystalline silicon-N-well multiple layered capacitor will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2064282

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.