Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-07-31
2007-07-31
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
11215766
ABSTRACT:
A method is provided for designing an integrated circuit having an interconnect structure with a reduced lateral dimension relative to a pre-existing interconnect structure layout. The method begins by reducing in scale by a desired amount the lateral dimension of a given level of metallization in the pre-existing interconnect structure layout by reducing the width of each conductive line in the given level of metallization to a prescribed width. The conductive lines are separated by dielectric material. The given level of metallization in the interconnect structure layout is divided into at least first and second levels of metallization by arranging in the second level of metallization alternating lines from the given level. The prescribed width in the lateral direction of each line is increased in the first and second levels of metallization by a factor of at least two. The layout of lines in the second level of metallization is arranged so that they partially overlap in the vertical direction one of the lines in the first level of metallization.
REFERENCES:
patent: 5729491 (1998-03-01), Kim et al.
patent: 5790457 (1998-08-01), Kim et al.
patent: 6207977 (2001-03-01), Augusto
patent: 6924222 (2005-08-01), Goodner et al.
patent: 2001/0033509 (2001-10-01), Ahn et al.
patent: 2002/0064592 (2002-05-01), Datta et al.
patent: 2002/0081381 (2002-06-01), DelaRosa et al.
patent: 2003/0082845 (2003-05-01), Hoffman et al.
patent: 2003/0143837 (2003-07-01), Gandikota et al.
patent: 2003/0210103 (2003-11-01), Park et al.
patent: 2003/0218253 (2003-11-01), Avanzino et al.
patent: 2004/0005753 (2004-01-01), Kostamo et al.
patent: 2004/0094402 (2004-05-01), Gopalraja et al.
patent: 2004/0099952 (2004-05-01), Goodner et al.
patent: 2004/0102006 (2004-05-01), Xu et al.
patent: 2004/0113222 (2004-06-01), Ozguz et al.
patent: 2004/0130027 (2004-07-01), Chen et al.
patent: 2004/0161922 (2004-08-01), Gallagher et al.
patent: 2004/0185679 (2004-09-01), Ott et al.
patent: 2004/0207091 (2004-10-01), Wang et al.
patent: 2004/0253805 (2004-12-01), Dubin et al.
patent: 2005/0059234 (2005-03-01), Bera et al.
patent: 2005/0062034 (2005-03-01), Dubin
patent: 2005/0079706 (2005-04-01), Kumar et al.
patent: 2005/0088647 (2005-04-01), Shanmugasundram et al.
patent: 2005/0093155 (2005-05-01), Kahlert et al.
patent: 2005/0110145 (2005-05-01), Elers
patent: 2005/0118807 (2005-06-01), Kim et al.
patent: 2005/0139948 (2005-06-01), Chung et al.
patent: 2005/0142853 (2005-06-01), Tu
patent: 2005/0280156 (2005-12-01), Lee
Inoue Keishi
Nogami Takeshi
Mayer & Williams PC
Mayer, Esq. Stuart H.
Siek Vuthe
Sony Corporation
Sony Electronics Inc.
LandOfFree
Metal interconnect structure for integrated circuits and a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Metal interconnect structure for integrated circuits and a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Metal interconnect structure for integrated circuits and a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3720571