Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
1999-05-26
2003-10-21
Zarabian, Amir (Department: 2822)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S238000, C438S239000, C438S393000
Reexamination Certificate
active
06635527
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to capacitors formed on electronic devices and more particularly to capacitors formed between interconnection wiring layers on semiconductor chips to form integrated circuits.
BACKGROUND OF THE INVENTION
Various approaches have been tried to form parallel plate capacitors in interconnection wiring by using the metal of two adjacent wiring layers and the interlevel dielectric material between. Another approach has been to form capacitors between the substrate typically of silicon, a dielectric of thermal oxide and a top electrode of poly-silicon or metal. These capacitors are especially suited for substrate decoupling capacitors and may be fabricated in the front-end of the line processing.
In the field of analog and mixed signal design, capacitors are required as a passive element in the design of bandpass filters. Analog and mixed signal circuits are designed to operate at higher frequencies than decoupling capacitors to service the wireless communications markets. Decoupling capacitors formed over the substrate or close thereto suffer from capacitive losses to the substrate, resulting in poor bandpass filter operation.
Another problem in forming a stack capacitor in the interconnection wiring layers is that if the capacitor plates are etched at one time by reactive ion etching (RIE) a debris is deposited on the dielectric on the sidewall between the parallel plates causing shorting between the plates.
Another problem has been that when the capacitor plates are not planar and parallel to one another, the capacitor value varies.
It is therefore desirable to form capacitors in the interconnection wiring that are physically isolated from the substrate.
It is further desirable to form capacitors in the interconnection wiring that are inherently reliable via a manufacturing method.
It is further desirable to form capacitors in the interconnection wiring of a semiconductor chip with clean dielectric to dielectric interfaces, free of debris from processing, between the capacitor dielectric and the interlevel wiring dielectric to prevent high leakage currents and shorts and to provide very low leakage currents.
SUMMARY OF THE INVENTION
An interconnection wiring system containing at least one capacitor is described comprising a substrate having a planar upper surface of insulating and conductive regions therein, a first level of interconnection wiring thereover interconnecting the conductive regions, the first level of interconnection wiring further including a patterned region to form the lower electrode of a capacitor, a first dielectric layer formed over the lower electrode, a top electrode formed over the first dielectric layer to form the top electrode of the capacitor, the top electrode having a perimeter interior to the perimeter of the first dielectric layer, a second dielectric layer formed over the first level of interconnection wiring over the first dielectric layer and over the top electrode, the second dielectric layer being substantially thicker than the first level of interconnection wiring, the first dielectric layer and the top electrode, the second dielectric layer having an upper surface and having vias therein filled with conductive material to the upper surface, the vias being in contact with regions of the first level of interconnection wiring and the top electrode, and a second level of interconnection wiring interconnecting the vias.
The invention further provides an interconnection wiring system containing at least one capacitor comprising a substrate having a planar upper surface of insulating and conductive regions therein, a first level of interconnection wiring thereover interconnecting the conductive regions, a first dielectric layer formed over the first level of interconnection wiring, the first dielectric layer having an upper surface and having vias filled with conductive material to the upper surface and in contact with regions of the first level of interconnection wiring, at least one the vias having a patterned region to form the lower electrode of a capacitor, a second dielectric layer formed over the lower electrode and extending beyond the perimeter of the lower electrode, and a second level of interconnection wiring interconnecting the vias filed with conductive material and formed over the second dielectric layer to form the top electrode of the capacitor.
REFERENCES:
patent: 4897153 (1990-01-01), Cole et al.
patent: 5153689 (1992-10-01), Okumura et al.
patent: 5258093 (1993-11-01), Maniar
patent: 5272101 (1993-12-01), Forouhi et al.
patent: 5366920 (1994-11-01), Yamamichi et al.
patent: 5387812 (1995-02-01), Forouhi et al.
patent: 5407855 (1995-04-01), Maniar et al.
patent: 5407861 (1995-04-01), Marangon et al.
patent: 5436477 (1995-07-01), Hashizume et al.
patent: 5439840 (1995-08-01), Jones, Jr. et al.
patent: 5440157 (1995-08-01), Imai et al.
patent: 5440174 (1995-08-01), Nishitsuji
patent: 5566045 (1996-10-01), Summerfelt et al.
patent: 5625232 (1997-04-01), Numata et al.
patent: 5670808 (1997-09-01), Nishihori et al.
patent: 5708559 (1998-01-01), Brabazon et al.
patent: 5736448 (1998-04-01), Saia et al.
patent: 5866926 (1999-02-01), Takenaka
patent: 5998251 (1999-12-01), Wu et al.
patent: 0750354 (1996-12-01), None
patent: 05299601 (1993-11-01), None
patent: 06140737 (1994-05-01), None
James L. McCreary, “Matching Properties, and Voltage and Temperature Dependence of MOS Capacitors”, IEEE Journal of Solid-State Circuits, Dec. 1981, pp. 608-616, vol. SC-16, No. 6.
K. Machida et al., “Metal-insulator-metal capacitors by using electron cyclotron resonance plasma-SiO2”, Journal Vacuum Science Technology, B, 13(5), pp. 2013-2015, Sep./Oct. 1995.
IBM Technical Disclosure Bulletin, vol. 38, No. 2, Feb. 1, 1995, pp 611-613, “High Capacitance Tungsten to Metal 1 Capacitor for High Frequency Applications”.
Greco Nancy Anne
Harame David Louis
Hueckel Gary Robert
Kocis Joseph Thomas
Ngoc Dominique Nguyen
Scully Scott Murphy & Presser
Trepp, Esq. Robert M.
Vockrodt Jeff
Zarabian Amir
LandOfFree
Metal-insulator-metal capacitor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Metal-insulator-metal capacitor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Metal-insulator-metal capacitor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3169414