Memory with redundancy

Details Memory with redundancy Memory with redundancy

1983-08-31

1986-07-15

Fears, Terrell W.

Static information storage and retrieval

Read/write circuit

Bad bit

365210, 365230, 364900, 371 21, G11C 1300

Patent

active

046010190

ABSTRACT:
A byte-wide memory with column redundancy. The redundant columns can each be substituted for any column in the half-array, without regard to which bit position the defective column relates to. Fuses store the address information of the defective columns, and when a match between the externally received column address and the stored defective-column-address is found, the sense amplifier for the bit position which contains that defective column is disabled, and the output of the redundant column (selected by whichever word line is activated) is multiplexed into the I-O buss. Thus, before the row address signal has even been decoded, the defective column has been disabled and one of the redundant columns has effectively been substituted. This configuration means that it is not necessary to have one redundant column for every bit position, but each redundant column can substitute for a defective column in any bit position, and more than one defective column in a single bit position can each be replaced.

REFERENCES:
patent: 3810301 (1974-05-01), Cook
patent: 3900837 (1975-08-01), Hunter
patent: 3986179 (1976-10-01), Elmer et al.

Affiliated with

Also associated with

Rating

Memory with redundancy does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory with redundancy, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory with redundancy will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1744195