Memory with independent access and precharge

Details Memory with independent access and precharge Memory with independent access and precharge

2011-08-09

2011-08-09

Luu, Pho M (Department: 2824)

Static information storage and retrieval

Read/write circuit

Precharge

C365S189040, C365S149000, C365S230030

Reexamination Certificate

active

07995409

ABSTRACT:
Digital memory devices and systems, as well as methods of operating digital memory devices, that include access circuitry to access a first subset of a plurality of memory cells associated with a current access address during a current access cycle and precharge circuitry, disposed in parallel relative to the access circuitry, to precharge in full or in part a second subset of the plurality of memory cells associated with a next precharge address during the current access cycle.

REFERENCES:
patent: 4208730 (1980-06-01), Dingwall et al.
patent: 4335459 (1982-06-01), Miller
patent: 4685089 (1987-08-01), Patel et al.
patent: 5214610 (1993-05-01), Houston
patent: 5233560 (1993-08-01), Foss et al.
patent: 5381363 (1995-01-01), Bazes
patent: 5416746 (1995-05-01), Sato et al.
patent: 5598374 (1997-01-01), Rao
patent: 5636174 (1997-06-01), Rao
patent: 5657285 (1997-08-01), Rao
patent: 5686730 (1997-11-01), Laudon et al.
patent: 5745428 (1998-04-01), Rao
patent: 5802395 (1998-09-01), Connolly et al.
patent: 5825710 (1998-10-01), Jeng et al.
patent: 5828610 (1998-10-01), Rogers et al.
patent: 5835932 (1998-11-01), Rao
patent: 5856940 (1999-01-01), Rao
patent: 5880990 (1999-03-01), Miura
patent: 5995438 (1999-11-01), Jeng et al.
patent: 6101579 (2000-08-01), Randolph et al.
patent: 6256221 (2001-07-01), Holland et al.
patent: 6512715 (2003-01-01), Okamoto et al.
patent: 6529412 (2003-03-01), Chen et al.
patent: 6621758 (2003-09-01), Cheung et al.
patent: 6779076 (2004-08-01), Shirley
patent: 6959272 (2005-10-01), Wohl et al.
patent: 7124348 (2006-10-01), Nicolaidis
patent: 7139213 (2006-11-01), Rao
patent: 7207024 (2007-04-01), Scheffer
patent: 7254690 (2007-08-01), Rao
patent: 7724593 (2010-05-01), Rao
patent: 7755961 (2010-07-01), Rao
patent: 2001/0015933 (2001-08-01), Reddy et al.
patent: 2002/0174292 (2002-11-01), Morita et al.
patent: 2003/0008446 (2003-01-01), Osada et al.
patent: 2005/0007847 (2005-01-01), Bell et al.
patent: 2005/0207201 (2005-09-01), Madan et al.
patent: 2006/0067129 (2006-03-01), La Rosa et al.
patent: 2007/0028060 (2007-02-01), Ware et al.
patent: 2008/0123450 (2008-05-01), Rao
patent: 2008/0123451 (2008-05-01), Rao
patent: 2010/0202230 (2010-08-01), Rao
Micron; 512Mb: ×4, ×8, ×16 DDR2 SDRAM Features; pp. 1-133; Micron Technologies, Inc.; 2004.
JEDEC; Double Data Rate (DDR) SDRAM Specification; pp. 1-85; JEDEC Solid State Technology Association 2005.
International Search Report and Written Opinion mailed Dec. 19, 2008 for PCT/US08/079423.
Ma, Chiyuan et al., “A DRAM Precharge Policy Based on Address Analysis,” 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007), IEEE, Aug. 31, 2007, 5 pgs.
Office Action mailed Sep. 16, 2009 for U.S. Appl. No. 11/771,895.
Supplemental Search Report mailed Aug. 12, 2009 for European Patent Application No. EP07812687.
Supplemental Search Report mailed Aug. 12, 2009 for European Patent Application No. EP07799372.
Examination Report mailed Aug. 21, 2009 for European Patent Application No. EP07812687.
Examination Report mailed Aug. 21, 2009 for European Patent Application No. EP07799372.
International Preliminary Report on Patentability mailed Jan. 22, 2009 for PCT/US2007/072974.
International Preliminary Report on Patentability mailed Jan. 22, 2009 for PCT/US2007/072981.
Office Action mailed Sep. 24, 2008 for U.S. Appl. No. 11/771,853.
Office Action mailed Jan. 13, 2009 for U.S. Appl. No. 11/771,853.
Office Action mailed Jun. 17, 2008 for U.S. Appl. No. 11/771,895.
Office Action mailed Oct. 30, 2008 for U.S. Appl. No. 11/771,895.
Notice of Allowance mailed Aug. 19, 2009 for U.S. Appl. No. 11/771,853.
International Search Report and Written Opinion mailed Jan. 22, 2009 for PCT/US2007/072974.
International Search Report and Written Opinion mailed Jan. 22, 2009 for PCT/US2007/072981.
Notice of Allowance, issued in U.S. Appl. No. 11/771,853, mailed Jan. 8, 2010.
International Preliminary Report on Patentability, issued in PCT Application No. PCT/US2008/079423, mailed Apr. 29, 2010.
Office Action, issued in U.S. Appl. No. 11/875,636, mailed Dec. 8, 2010, 7 pages.
Office Action, issued in U.S. Appl. No. 11/875,636, mailed Mar. 18, 2010, 7 pages.
Office Action, issued in U.S. Appl. No. 11/875,636, mailed Aug. 30, 2010, 8 pages.
International Search Report and Written Opinion, issued in International Patent Application No. PCT/US2008/080530, mailed Jan. 23, 2009, 10 pages.
International Preliminary Report on Patentability, issued in International Patent Application No. PCT/US2008/080530, mailed Apr. 29, 2010, 8 pages.
Office Action, issued in Korean Patent Application No. 10-2009-7002538, mailed Oct. 27, 2010, 2 pages.
Office Action, issued in Korean Patent Application No. 10-2009-7002540, mailed Oct. 27, 2010, 3 pages.
Notice of Allowance, issued in U.S. Appl. No. 12/767,517, mailed Feb. 25, 2011, 11 pages.
Notice of Allowance issued in Korean Patent Application No. 10-2009-7002538, mailed Mar. 2, 2011, 3 pages.
Office Action, issued in U.S. Appl. No. 11/875,636, mailed May 24, 2011, 7 pages.

Affiliated with

Also associated with

Rating

Memory with independent access and precharge does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory with independent access and precharge, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory with independent access and precharge will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2751500