Error detection/correction and fault detection/recovery – Pulse or data error handling – Memory testing
Reexamination Certificate
1999-02-10
2003-11-11
Decady, Albert (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Memory testing
C714S720000
Reexamination Certificate
active
06647521
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention generally relates to memory testing methods and apparatuses and computer-readable recording mediums, and more particularly to a memory testing method, a memory testing apparatus and a computer-readable recording medium for use in testing a clock synchronized type memory typified by a synchronous DRAM (SDRAM).
A memory testing apparatus is used to judge the existence of a defect in a memory, by writing test data to the memory and then reading the test data from the memory. Such a testing of the memory is carried out at a manufacturing stage of the memory, when shipping the memory, when delivering the memory to the user, or the like.
2. Description of the Related Art
FIG. 1
is a time chart for explaining an example of a conventional method of testing the SDRAM. As shown in
FIG. 1
, test data D
0
, D
1
, D
2
, . . . written in the SDRAM are successively read from corresponding addresses in synchronism with a rising edge of a clock. Anticipated values C
0
, C
1
, C
2
, . . . of the test data D
0
, D
1
, D
2
, . . . are prestored in a buffer or the like, and the test data D
0
, D
1
, D
2
, . . . actually read from the SDRAM and the corresponding anticipated values C
0
, C
1
, C
2
, . . . are compared with timings determined by strobe pulses T
0
, T
1
, T
2
, . . . . The timing of the strobe pulses T
0
, T
1
, T
2
, . . . is determined with reference to the rising edge or the falling edge of the clock.
For example, if the read test data D
1
does not match the corresponding anticipated value A
1
as a result of the comparison, it is judged that a defect exists in the SDRAM.
However, according to the conventional memory testing method, it is necessary to prestore the anticipated values C
0
, C
1
, C
2
, . . . corresponding to the test data D
0
, D
1
, D
2
, . . . in the buffer or the like. Hence, there are problems in that hardware such as a buffer having a relatively large storage capacity is required, thereby making the construction of the memory testing apparatus complex and expensive. In addition, since the anticipated values C
0
, C
1
, C
2
, . . . corresponding to each of the test data D
0
, D
1
, D
2
, . . . are read from the buffer or the like and compared with the corresponding test data D
0
, D
1
, D
2
, . . . , there is another problem in that there is a limit to increasing the testing speed.
On the other hand, in the memory testing apparatus which employs the conventional memory testing method described above, it is impossible to test a so-called double data rate (DDR) type memory which is constructed to successively read the data in synchronism with both the rising edge and the falling edge of the clock. For this reason, a high-speed memory testing apparatus exclusively for testing the DDR type memory is required to test the DDR type memory, and there is a problem in that a high-speed memory such as the DDR type memory cannot be tested at a high speed using the memory testing apparatus having the inexpensive construction.
SUMMARY OF THE INVENTION
Accordingly, it is a general object of the present invention to provide a novel and useful memory testing method and apparatus and a computer-readable recording medium, in which the problems described above are eliminated.
Another and more specific object of the present invention is to provide a memory testing method and apparatus and a computer-readable recording medium which enable testing of a memory at a high speed using a memory testing apparatus having a simple and inexpensive construction, and also enable testing of a high-speed memory such as the DDR type memory.
Still another object of the present invention is to provide a memory testing method for testing a memory by writing test data to and reading test data from the memory, comprising the steps of (a) out of data successively read from the memory in synchronism with a clock, comparing one of two data consecutively read from the memory as an anticipated data with another of the two data, and judging a defect in the memory based on a result of a comparison made in said step (b). According to the memory testing method of the present invention, it is possible to test at a high speed a memory using a memory testing apparatus having a simple and inexpensive construction, and a high-speed memory such as a DDR type memory can also be tested at a high speed.
A further object of the present invention is to provide a memory testing apparatus comprising writing and reading means for writing test data to and reading the test data from the memory, comparing means for comparing one of two data consecutively read from the memory as an anticipated data with another of the two data, out of data successively read from the memory by said writing and reading means in synchronism with a clock, and outputting a comparison result, and judging means for judging whether or not the memory is detective based on the comparison result obtained from said comparing means. According to the memory testing apparatus of the present invention, it is possible to test at a high speed a memory using a memory testing apparatus having a simple and inexpensive construction, and a high-speed memory such as a DDR type memory can also be tested at a high speed.
Another object of the present invention is to provide a computer-readable recording medium which stores a program for causing a computer to test a memory by writing test data to and reading the test data from the memory, comprising means for causing the computer to compare one of two data consecutively read from the memory as an anticipated data with another of the two data, out of data successively read from the memory in synchronism with a clock, and outputting a comparison result, and means for causing the computer to judge whether or not the memory is detective based on the comparison result. According to the computer-readable recording medium of the present invention, it is possible to test at a high speed a memory using an inexpensive general purpose computer, and a high-speed memory such as a DDR type memory can also be tested at a high speed.
REFERENCES:
patent: 4414665 (1983-11-01), Kimura et al.
patent: 4601034 (1986-07-01), Sridhar
patent: 4872168 (1989-10-01), Aadsen et al.
patent: 5053698 (1991-10-01), Ueda
patent: 5379394 (1995-01-01), Goto
patent: 5400342 (1995-03-01), Matsumura et al.
patent: 5479413 (1995-12-01), Sicola et al.
patent: 5481671 (1996-01-01), Fujisaki
patent: 5577050 (1996-11-01), Bair et al.
patent: 5654971 (1997-08-01), Heitele et al.
patent: 5745498 (1998-04-01), Adams et al.
patent: 5835704 (1998-11-01), Li et al.
patent: 5959914 (1999-09-01), Gates et al.
patent: 6065141 (2000-05-01), Kitagawa
patent: 6073085 (2000-06-01), Wiley et al.
patent: 6161204 (2000-12-01), Gans
patent: 9-231743 (1997-09-01), None
Hawkins (Concepts of Digital Electronics; 1st Edition, 1983, pp. 31-37).*
Mazumder, P et al. (An efficient built-in self testing for random-access memory; IEEE, May 1989).*
Al-Assadi, W.K. et al. (A bipartite, differential I/sub DDQ/testable static RAM design; IEEE, Aug. 7-8, 1995).*
NA82081216 : Testing of Memory Parts; IBM Technical Disclosure Bulletin, Aug. 1982, US; vol. 25, pp: 1216-1227.*
NN85046430 : Serial Data Channel Analysis System; IBM Technical Disclosure Bulletin, Apr. 1985, US; vol. 27, pp: 6430-6436.*
NN85091733(Self-Test/Connection Technique for Wafer Scale Integration Memory; IBM Technical Disclosure Bulletin, Sep. 1985, US; volume No.: 28, pages No.: 1733-1735,.
Arent Fox Kintner & Plotkin & Kahn, PLLC
De'cady Albert
Fujitsu Limited
Lamarre Guy
LandOfFree
Memory testing method and apparatus, and computer-readable... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory testing method and apparatus, and computer-readable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory testing method and apparatus, and computer-readable... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3161103