Static information storage and retrieval – Read/write circuit – Including signal comparison
Reexamination Certificate
2006-07-04
2006-07-04
Dinh, Son T. (Department: 2824)
Static information storage and retrieval
Read/write circuit
Including signal comparison
C365S189050, C365S194000
Reexamination Certificate
active
07072229
ABSTRACT:
There is provided a memory for storing data comprising:a fast data reading mechanism operable to read a data value from said memory to generate a fast read result that is output from said memory for further processing;a slow data reading mechanism operable to read said data value from said memory to generate a slow read result available after said fast read result has been output for further processing, said slow data reading mechanism being less prone to error in reading said data value than said fast data reading mechanism;a comparator operable to compare said fast read result and said slow read result to detect if said fast read result differs from said slow read result; anderror repair logic operable if said comparator detects that said fast read result differs from said slow read result to suppress said further processing using said fast read result, to output said slow read result in place of said fast read result and to restart said further processing based upon said slow read result.
REFERENCES:
patent: 5203003 (1993-04-01), Donner
patent: 5426746 (1995-06-01), Sekiguchi
patent: 5615263 (1997-03-01), Takahashi
patent: 5627412 (1997-05-01), Beard
patent: 5914903 (1999-06-01), Kanma et al.
patent: 6188610 (2001-02-01), Kakizoe et al.
patent: 6476643 (2002-11-01), Hugues et al.
patent: 2001/0016927 (2001-08-01), Poisner
patent: 2002/0038418 (2002-03-01), Shimamura
patent: 0 366 331 (1990-05-01), None
patent: 0 374 420 (1990-06-01), None
patent: 0 653 708 (1995-05-01), None
patent: 60-20398 (1985-02-01), None
patent: 62-24498 (1987-02-01), None
patent: 809350 (1981-02-01), None
patent: WO 00/54410 (2000-09-01), None
patent: WO 01/46800 (2001-06-01), None
Austin Todd Michael
Blaauw David Theodore
Flautner Krisztian
Mudge Trevor Nigel
Sylvester Dennis Michael
ARM Limited
Dinh Son T.
Nixon & Vanderhye P.C.
The Regents of the University of Michigan
LandOfFree
Memory system having fast and slow data reading mechanisms does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory system having fast and slow data reading mechanisms, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory system having fast and slow data reading mechanisms will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3580054