Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2011-06-21
2011-06-21
Elmore, Stephen C (Department: 2185)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C711S005000, C711S100000, C711S118000
Reexamination Certificate
active
07966446
ABSTRACT:
A memory system includes a controller for generating a control signal and a primary memory for receiving the control signal from the controller. A secondary memory is coupled to the primary memory, the secondary memory being adapted to receive the control signal from the primary memory. The control signal defines a background operation to be performed by one of the primary and secondary memories and a foreground operation to be performed by the other of the primary and secondary memories. The primary memory and the secondary memory are connected by a point-to-point link. At least one of the links between the primary and secondary memories can be an at least partially serialized link. At least one of the primary and secondary memories can include an on-board internal cache memory.
REFERENCES:
patent: 5715274 (1998-02-01), Rostoker et al.
patent: 6243776 (2001-06-01), Lattimore et al.
patent: 6493250 (2002-12-01), Halbert et al.
patent: 6587912 (2003-07-01), Leddige et al.
patent: 6639820 (2003-10-01), Khandekar et al.
patent: 6880056 (2005-04-01), Kootstra
patent: 6938129 (2005-08-01), David
patent: 6950342 (2005-09-01), Lindhorst et al.
patent: 6982892 (2006-01-01), Lee et al.
patent: 7091741 (2006-08-01), Kim
patent: 7308524 (2007-12-01), Grundy et al.
patent: 2002/0023191 (2002-02-01), Fudeyasu
patent: 2002/0180480 (2002-12-01), Dreps et al.
patent: 2003/0126356 (2003-07-01), Gustavson et al.
patent: 2004/0148482 (2004-07-01), Grundy et al.
patent: 2004/0230718 (2004-11-01), Polzin et al.
patent: 2005/0068067 (2005-03-01), Kim
patent: 2006/0044860 (2006-03-01), Kinsley et al.
patent: 2006/0047899 (2006-03-01), Ilda et al.
patent: 2006/0101167 (2006-05-01), To et al.
patent: 2002-007308 (2002-01-01), None
patent: 20030039179 (2003-05-01), None
patent: 1020050030293 (2005-03-01), None
patent: 1020050062750 (2005-06-01), None
Chinese Office Action dated Dec. 25, 2009 issued in corresponding Chinese Application No. 200610153630.8.
Elmore Stephen C
Giardino, Jr. Mark A
Mills & Onello LLP
Samsung Electronics Co,. Ltd.
LandOfFree
Memory system and method having point-to-point link does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory system and method having point-to-point link, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory system and method having point-to-point link will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2740602