Memory storage array with restore circuit

Details Memory storage array with restore circuit Memory storage array with restore circuit

1977-10-07

1978-10-24

Fears, Terrell W.

Static information storage and retrieval

Read/write circuit

Precharge

365150, 365174, G11C 1140

Patent

active

041225481

ABSTRACT:
A memory storage system which utilizes semiconductor storage cells comprised of cross-coupled bipolar transistors arranged in a memory system array with an error reference circuit and a standby reference circuit that is controlled by a clock signal. The standby reference circuit and the error reference circuit are both coupled to the bit lines and selectively control a restore circuit that maintains, in the standby state, a selected potential on the bit lines such that short access times are realized and current is prevented from flowing into unselected cells when adjacent defective cells are being read or written.

REFERENCES:
patent: 3909631 (1975-09-01), Kitagawa

Affiliated with

Also associated with

Rating

Memory storage array with restore circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory storage array with restore circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory storage array with restore circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2340484