Memory sensing method and apparatus

Details Memory sensing method and apparatus Memory sensing method and apparatus

2011-04-05

2011-04-05

Ho, Hoai V (Department: 2827)

Static information storage and retrieval

Read/write circuit

Precharge

C365S226000

Reexamination Certificate

active

07920434

ABSTRACT:
Techniques for sensing data states of respective memory cells in a memory array are provided, the memory array including at least a first bit line coupled to at least a subset of the memory cells. In one aspect, a circuit for sensing data states of respective memory cells in the memory array includes at least one sense amplifier coupled to the first bit line. The sense amplifier includes a first transistor operative to selectively inhibit charging of the first bit line in a manner which is independent of a voltage level on a second bit line coupled to the sense amplifier.

REFERENCES:
patent: 5062079 (1991-10-01), Tsuchida et al.
patent: 6147917 (2000-11-01), Brady
patent: 6456521 (2002-09-01), Hsu et al.
patent: 6590800 (2003-07-01), Chang
patent: 6721222 (2004-04-01), Somasekhar et al.
patent: 7099216 (2006-08-01), Luk et al.
patent: 2005/0030817 (2005-02-01), Luk et al.
patent: 2007/0030741 (2007-02-01), Nii et al.
patent: 2007/0257313 (2007-11-01), Hidaka et al.
patent: 2008/0175083 (2008-07-01), Barth
J. Barth et al., “A 500 MHz Random Cycle, 1.5 ns Latency, SOI Embedded DRAM Macro Featuring a Three-Transistor Micro Sense Amplifier,” IEEE Journal of Solid-State Circuits, Jan. 2008, pp. 86-93, vol. 43, No. 1.
B.F. Cockburn et al., “A Multilevel DRAM with Hierarchical Bitlines and Serial Sensing,” International Workshop on Memory Technology, Design and Testing, Jul. 2003, pp. 14-19.
J.-S. Kim et al., “A Low-Noise Folded Bit-Line Sensing Architecture for Multigigabit DRAM with Ultrahigh-Density 6F2 Cell,” IEEE Journal of Solid-State Circuits, Jul. 1998, pp. 1096-1102, vol. 33, No. 7.
K.-H. Kyung et al., “A 2.5V, 2.0Gbyte/s 288M Packet-Based DRAM with Enhanced Cell Efficiency and Noise Immunity,” Symposium on VLSI Circuits Digest of Technical Papers, Jun. 2000, pp. 112-115.
D.-S. Min et al., “Multiple Twisted Data Line Techniques for Coupling Noise Reduction in Embedded DRAMs,” IEEE Custom Integrated Circuits Conference, May 1999, pp. 231-234.
D.-S. Min et al., “Wordline Coupling Noise Reduction Techniques for Scaled DRAMs,” Symposium on VLSI Circuits Digest of Technical Papers, Jun. 1990, pp. 81-82.
Y. Nakagome et al., “The Impact of Data-Line Interference Noise on DRAM Scaling,” IEEE Journal of Solid-State Circuits, Oct. 1988, pp. 1120-1127, vol. 23, No. 5.
Y. Oowaki et al., “A 33-ns. 64-Mb DRAM,” IEEE Journal of Solid-State Circuits, Nov. 1991, pp. 1498-1505, vol. 26, No. 11.
R. Takemura et al., “A 0.5-V FD-SOI Twin-Cell Dram with Offset-Free Dynamic-VT Sense Amplifiers,” International Symposium on Low Power Electronics and Design, Oct. 2006, pp. 123-126.
H. Tanaka et al., “A Precise On-Chip Voltage Generator for a Gigascale DRAM with a Negative Word-Line Scheme,” IEEE Journal of Solid-State Circuits, Aug. 1999, pp. 1084-1090, vol. 34, No. 8.
S. Utsugi et al., “Non-Complimentary Rewriting and Serial-Data Coding Scheme for Shared-Sense-Amplifier Open-Bit-Line DRAMs,” Symposium on VLSI Circuits Digest of Technical Papers, Jun. 1998, pp. 18-21.
J.S. Yuan et al., “Parasitic Capacitance Effects of the Multilevel Interconnects in DRAM Circuits,” IEEE Seventh International VLSI Multilevel Interconnection Conference, Jun. 1990, pp. 410-412.

Affiliated with

Also associated with

Rating

Memory sensing method and apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory sensing method and apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory sensing method and apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2702837