Memory quality assurance

Details Memory quality assurance Memory quality assurance

2008-03-18

2008-03-18

Elmore, Stephen C. (Department: 2185)

Electrical computers and digital processing systems: memory

Address formation

Address mapping

C711S170000, C711S200000, C711S204000, C711S205000, C711S206000, C711S207000, C702S058000

Reexamination Certificate

active

10663128

ABSTRACT:
An example memory quality assuring system is provided. The system may include a memory mapping logic configured to facilitate accessing memory locations and redirecting memory accessing operations. The system may also include a memory quality assurance logic configured to logically replace a first memory location with a second memory location, to initiate testing logically isolated memory locations, and to selectively logically remove tested memory locations based on the testing.It is emphasized that this abstract is provided to comply with the rules requiring an abstract that will allow a searcher or other reader to quickly ascertain the subject matter of the application. It is submitted with the understanding that it will not be employed to interpret or limit the scope or meaning of the claims 37 CFR 1.72(b).

REFERENCES:
patent: 5274645 (1993-12-01), Idleman et al.
patent: 5381544 (1995-01-01), Okazawa et al.
patent: 5396619 (1995-03-01), Walton
patent: 5410545 (1995-04-01), Porter et al.
patent: 5463767 (1995-10-01), Joichi et al.
patent: 5495491 (1996-02-01), Snowden et al.
patent: 5721828 (1998-02-01), Frisch
patent: 5835704 (1998-11-01), Li et al.
patent: 5867642 (1999-02-01), Vivio et al.
patent: 5937367 (1999-08-01), Eckardt
patent: 6058047 (2000-05-01), Kikuchi
patent: 6138257 (2000-10-01), Wada et al.
patent: 6182162 (2001-01-01), Estakhri et al.
patent: 6353870 (2002-03-01), Mills et al.
patent: 6363502 (2002-03-01), Jeddeloh
patent: 6393545 (2002-05-01), Long et al.
patent: 6438638 (2002-08-01), Jones et al.
patent: 6453398 (2002-09-01), McKenzie
patent: 6523135 (2003-02-01), Nakamura
patent: 6742148 (2004-05-01), Korhonen
patent: 6931582 (2005-08-01), Tamura et al.
patent: 2001/0025359 (2001-09-01), Tanaka
patent: 2001/0037435 (2001-11-01), Van Doren
patent: 2003/0065470 (2003-04-01), Maxham
patent: 2003/0125908 (2003-07-01), Wynn et al.
patent: 2004/0024970 (2004-02-01), Chauvel et al.
patent: 2004/0068679 (2004-04-01), Vellolil et al.
patent: 2004/0143719 (2004-07-01), Nguyen et al.
patent: 2004/0169885 (2004-09-01), Mellor et al.
patent: 2005/0044467 (2005-02-01), Leung et al.
patent: 2005/0050276 (2005-03-01), Shidla et al.
patent: 2000-222236 (2000-08-01), None
A GB Search Report for Application No. GB0418973.4 mailed on Dec. 13, 2004 (3 pages).
David A. Patterson and John L. Hennessy, Computer Architecture A Quantitative Approach, 1996, Morgan Kaufmann Publishers, Inc., Second Edition, pp. 375-381.
First Office Action in U.S. Appl. No. 10/652,536 dated Jan. 23, 2006.
Response to First Office Action in U.S. Appl. No. 10/652,536 filed May 23, 2006.
Final Office Action in U.S. Appl. No. 10/652,536 dated Jun. 27, 2006.
IDS in U.S. Appl. No. 10/652,536 filed Feb. 14, 2005.

Affiliated with

Also associated with

Rating

Memory quality assurance does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory quality assurance, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory quality assurance will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3955889