Memory, processing system and methods for use therewith

Details Memory, processing system and methods for use therewith Memory, processing system and methods for use therewith

2007-11-27

2007-11-27

Mai, Son L. (Department: 2827)

Static information storage and retrieval

Read/write circuit

Multiplexing

C365S203000, C365S204000

Reexamination Certificate

active

11652327

ABSTRACT:
A memory includes a selected bitline coupled to the array of memory cells. A column voltage booster produces a boosted column enable signal. A column multiplexer passes a signal on the selected bitline as a sense amplifier input in response to the boosted column enable signal. A sense amplifier produces a data output.

REFERENCES:
patent: 6144584 (2000-11-01), Kunori et al.
patent: 6195295 (2001-02-01), McPartland
patent: 6301173 (2001-10-01), Fujioka et al.
patent: 6563743 (2003-05-01), Hanzawa et al.
patent: 6762959 (2004-07-01), Kim
patent: 6795358 (2004-09-01), Tanaka et al.
patent: 6977856 (2005-12-01), Tanaka et al.
patent: 7151696 (2006-12-01), Suh et al.
patent: 2005/0105326 (2005-05-01), Hanzawa et al.
patent: 2005/0265096 (2005-12-01), Obara et al.
patent: 2006/0062061 (2006-03-01), Suh et al.
patent: 2006/0171204 (2006-08-01), Del Gatto et al.

Affiliated with

Also associated with

Rating

Memory, processing system and methods for use therewith does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory, processing system and methods for use therewith, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory, processing system and methods for use therewith will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3888742