Memory modules and methods having a buffer clock that...

Details Memory modules and methods having a buffer clock that... Memory modules and methods having a buffer clock that...

2005-09-13

2005-09-13

Moazzami, Nasser (Department: 2187)

Electrical computers and digital processing systems: memory

Storage accessing and control

Access timing

C711S168000, C714S718000, C714S744000, C365S194000, C365S233100

Reexamination Certificate

active

06944737

ABSTRACT:
Memory modules and methods of testing memory modules are provided that include at least one memory device responsive to a memory clock signal having a memory clock frequency and a data buffer. The data buffer is responsive to a buffer clock signal having a first buffer clock frequency that is different from the memory clock frequency during a normal mode of operation and having a second buffer clock frequency that is equal to the memory clock frequency during a test mode of operation.

REFERENCES:
patent: 4894830 (1990-01-01), Kawai
patent: 5402458 (1995-03-01), Moughanni et al.
patent: 6069829 (2000-05-01), Komai et al.
patent: 6185703 (2001-02-01), Guddat et al.
patent: 6331958 (2001-12-01), Tsukude
patent: 6658611 (2003-12-01), Jun
patent: 6894945 (2005-05-01), Sawada

Affiliated with

Also associated with

Rating

Memory modules and methods having a buffer clock that... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory modules and methods having a buffer clock that..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory modules and methods having a buffer clock that... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3447952