Memory interface to bridge memory buses

Details Memory interface to bridge memory buses Memory interface to bridge memory buses

2006-08-10

2009-08-18

Nguyen, Tuan T (Department: 2824)

Static information storage and retrieval

Read/write circuit

Having particular data buffer or latch

C365S189170, C365S219000, C365S233130

Reexamination Certificate

active

07577039

ABSTRACT:
A memory interface to bridge a parallel memory bus and a serial memory bus. A printed circuit board includes at least one memory interface buffer chip to connect an advanced memory buffer (AMB) interface and one or more non-fully buffered memory modules.

REFERENCES:
patent: 5032744 (1991-07-01), Wai yeung Liu
patent: 5430859 (1995-07-01), Norman et al.
patent: 5977819 (1999-11-01), Sanwo
patent: 5990722 (1999-11-01), Jaffard et al.
patent: 6034562 (2000-03-01), Bonet et al.
patent: 6154802 (2000-11-01), Khosrowpour
patent: 6157231 (2000-12-01), Wasson
patent: 6215727 (2001-04-01), Parson et al.
patent: 6317352 (2001-11-01), Halbert et al.
patent: 6393504 (2002-05-01), Leung et al.
patent: 6404223 (2002-06-01), Degerstrom et al.
patent: 6518906 (2003-02-01), Abel et al.
patent: 6779075 (2004-08-01), Wu et al.
patent: 6820163 (2004-11-01), McCall et al.
patent: 6830470 (2004-12-01), Lynch et al.
patent: 7145359 (2006-12-01), Hein et al.
patent: 7180332 (2007-02-01), DiGregorio
patent: 2003/0080786 (2003-05-01), Hughes
patent: 2003/0208476 (2003-11-01), Joo
patent: 2004/0136411 (2004-07-01), Hornbuckle et al.
patent: 2004/0236877 (2004-11-01), Burton
patent: 2006/0095620 (2006-05-01), Dreps et al.
patent: 2006/0140317 (2006-06-01), DiGregorio
patent: 2006/0195631 (2006-08-01), Rajamani
patent: 2007/0160053 (2007-07-01), Coteus et al.
patent: 2008/0031030 (2008-02-01), Rajan et al.
patent: 2008/0052462 (2008-02-01), Blakely et al.
patent: 2008/0256281 (2008-10-01), Fahr et al.
patent: 2008/0266993 (2008-10-01), Goldstein et al.
patent: 2009/0027844 (2009-01-01), Chen et al.
Jaeha Kim and Mark A. Horowitz, “Adaptive Supply Serial Links with Sub-1V Operation and Per-Pin Clock Recovery”, IEEE International Solid-State Circuits Conference, vol. XLV, pp. 268-269, Feb. 2002.
Stefanos Sidiropoulos and Mark A Horowitz, “A Semidigital Dual Delay-Locked Loop”, IEEE Journal of Solid-State Circuits, vol. 32, pp. 1683-1692, Nov. 1997.
Alan Fiedler, Ross Mactaggart, James Welch and Shoba Krishnan, “A 1.0625Gbps Transceiver with 2x-Oversampling and Transmit Signal Pre-Emphasis”, IEEE International Solid-State Circuits Conference, vol. XL, pp. 238-239, Feb. 1997.
Jiren Yuan and Christer Svensson, “New Single-Clock CMOS Latches and Flipflops with Improved Speed and Power Savings”, IEEE Journal of Solid-State Circuits, vol. 32, pp. 62-69, Jan. 1997.
M. Rau, T. Oberst, et al., “Clock/Data Recovery PLL Using Half-Frequency Clock”, IEEE Journal of Solid-State Circuits, vol. 32, pp. 1156-1159, Jul. 1997.

Affiliated with

Also associated with

Rating

Memory interface to bridge memory buses does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory interface to bridge memory buses, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory interface to bridge memory buses will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4116301