Memory input buffer with hysteresis

Details Memory input buffer with hysteresis Memory input buffer with hysteresis

1986-01-28

1987-11-10

Fears, Terrell W.

Static information storage and retrieval

Read/write circuit

Having particular data buffer or latch

365230, 365149, G11C 1300, G11C 1140

Patent

active

047062185

ABSTRACT:
A memory has input buffer which provides high immunity to problems associated with address float while providing high speed for both decoder selection and for transition detection. The input buffer includes an input inverter with hysteresis as well as a cross coupled latched for avoiding problems with a slow moving input signal. The cross coupled latch is a NAND gate latch to provide for a quick logic low to logic high transition which is favorable for quick transition detection. A second inverter provides a feedback signal to a feedback transistor which provides hysteresis for the first inverter. A load is placed in series with the feedback transistor for use in obtaining the desired hysteresis. The feedback transistor can thus have a minimum gate area to minimize the capacitance added by the feedback transistor to the output of the second inverter while the load can be varied as desired for optimizing the hysteresis.

REFERENCES:
patent: 4581718 (1986-04-01), Oishi

Affiliated with

Also associated with

Rating

Memory input buffer with hysteresis does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory input buffer with hysteresis, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory input buffer with hysteresis will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1072456