Memory I/O driving circuit with reduced noise and driving...

Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S191000, C326S083000, C326S086000, C327S108000, C327S112000

Reexamination Certificate

active

07027332

ABSTRACT:
A memory driving circuit has a register for receiving a new-coming data and a delayed clock, and exporting a current-existing data. The delayed clock has a delay to a clock. A pre-detecting circuit receives the current-existing data, the new-coming data, and a pre-enable signal, and exports an output signal. Wherein, the current-existing data is compared with the new-coming data. The output signal indicates a disable state if the two data are the same. Otherwise, the output signal indicates an enable state, wherein the pre-enable signal is also used to enable or disable the pre-detecting circuit. An output driving circuit receives the current-existing data and an enabling signal, and exports a first output signal. A pre-driving circuit receives the output signal of the pre-detecting circuit and an enable control signal, and exports a second output signal. An I/O pad receives the first output signal and the second output signal.

REFERENCES:
patent: 4779013 (1988-10-01), Tanaka
patent: 5497113 (1996-03-01), Uber
patent: 5539341 (1996-07-01), Kuo
patent: 5670894 (1997-09-01), Takaishi et al.
patent: 6411120 (2002-06-01), Hung et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Memory I/O driving circuit with reduced noise and driving... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory I/O driving circuit with reduced noise and driving..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory I/O driving circuit with reduced noise and driving... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3603803

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.