Static information storage and retrieval – Read/write circuit – Precharge
Patent
1994-03-08
1995-05-16
Popek, Joseph A.
Static information storage and retrieval
Read/write circuit
Precharge
36518908, 36518911, 365177, 3652256, 365204, G11C 700
Patent
active
054167442
ABSTRACT:
A bit line load (380) is coupled to a bit line pair and includes bipolar pull up transistors (389, 403), P-channel load transistors (390, 404), a NAND logic gate (395), and a P-channel equalization transistor. The NAND logic gate (395) senses a differential voltage on the bit line pair, and provides an equalization signal. When a write control signal indicates the end of a write cycle, the equalization signal initiates precharge and equalization of the bit line pair.
REFERENCES:
patent: 4802129 (1989-01-01), Hoekstra et al.
patent: 4866674 (1989-09-01), Tran
patent: 5018111 (1991-05-01), Madland
patent: 5043945 (1991-08-01), Bader
patent: 5105108 (1992-04-01), Ngo
patent: 5111455 (1992-05-01), Negus
patent: 5121015 (1992-06-01), Ngo
patent: 5124589 (1992-06-01), Shiomi et al.
patent: 5155703 (1992-10-01), Nogle
patent: 5173877 (1992-12-01), Flannagan et al.
patent: 5223755 (1993-06-01), Richley
patent: 5229967 (1993-07-01), Nogle et al.
Terry I. Chappell et al., "A 2ns Cycle, 4ns Access 512kb CMOS ECL SRAM", Feb., 1991 IEEE International Solid-State Circuits Conference, pp. 50, 51 & 288.
Childs Lawrence F.
Flannagan Stephen T.
Hill Daniel D.
Motorola Inc.
Popek Joseph A.
Tran Andrew Q.
LandOfFree
Memory having bit line load with automatic bit line precharge an does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory having bit line load with automatic bit line precharge an, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory having bit line load with automatic bit line precharge an will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-643425