Memory device with data line steering and bitline redundancy

Details Memory device with data line steering and bitline redundancy Memory device with data line steering and bitline redundancy

2006-10-03

2006-10-03

Baker, Stephen M. (Department: 2133)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Replacement of memory spare location, portion, or segment

C365S049130, C365S200000

Reexamination Certificate

active

07117400

ABSTRACT:
An integrated circuit including: a set of bitlines; a set of data lines; means for coupling each respective data line to a first respective bitline or to a second respective bitline based on a steering signal, the second respective bitline being adjacent to the first respective bitline; and means for maintaining the first respective bitline at a desired potential after the data line is coupled to the second bitline.

REFERENCES:
patent: 4587639 (1986-05-01), Aoyama et al.
patent: 4598388 (1986-07-01), Anderson
patent: 4639898 (1987-01-01), Sauer
patent: 5134585 (1992-07-01), Murakami et al.
patent: 5301153 (1994-04-01), Johnson
patent: 5319589 (1994-06-01), Yamagata et al.
patent: 5499211 (1996-03-01), Kirihata et al.
patent: 5771194 (1998-06-01), Maeno
patent: 5796662 (1998-08-01), Kalter et al.
patent: 6665220 (2003-12-01), Vlasenko
patent: 6714430 (2004-03-01), Srinivasan et al.

Affiliated with

Also associated with

Rating

Memory device with data line steering and bitline redundancy does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory device with data line steering and bitline redundancy, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device with data line steering and bitline redundancy will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3631696