Memory device performing write leveling operation

Details Memory device performing write leveling operation Memory device performing write leveling operation

2011-04-19

2011-04-19

Nguyen, VanThu (Department: 2824)

Static information storage and retrieval

Read/write circuit

Having particular data buffer or latch

C365S189020

Reexamination Certificate

active

07929355

ABSTRACT:
A memory device includes a multiplexing unit, a pipe latch unit, and an output driver. The multiplexing unit outputs data input from global input/output lines in a normal mode and outputs write leveling data in a writing leveling mode being entered in response to a write leveling signal. The pipe latch unit latches the data outputted from the multiplexing unit and outputting the latched data. The output driver outputs the latched data outputted from the pipe latch unit.

REFERENCES:
patent: 5008618 (1991-04-01), Van Der Star
patent: 5515383 (1996-05-01), Katoozi
patent: 6816416 (2004-11-01), Won
patent: 7043672 (2006-05-01), Merritt
patent: 2004/0125659 (2004-07-01), Yoon
patent: 2004/0243961 (2004-12-01), Iadonato et al.
patent: 2008/0304336 (2008-12-01), Kim et al.
patent: 2005-038526 (2005-02-01), None
patent: 10-0521047 (2005-10-01), None

Affiliated with

Also associated with

Rating

Memory device performing write leveling operation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory device performing write leveling operation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device performing write leveling operation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2636758