Static information storage and retrieval – Read/write circuit – Multiplexing
Patent
1994-03-28
1996-08-06
Nelms, David C.
Static information storage and retrieval
Read/write circuit
Multiplexing
36518905, 36523002, 36523008, 327407, G11C 700, H03J 304
Patent
active
055441017
ABSTRACT:
A memory device (10) is provided which includes a memory array (12), a multiplexer block (14) and a control block (16). The memory array (12) is operable to provide a plurality of memory array outputs (28.sub.1 . . . 28.sub.n) responsive to a memory address (MEMORY ADDRESS). Each memory array output (28.sub.1 . . . 28.sub.n) represents a data state of a memory cell. The multiplexer block (14) comprises at least one latch block (30.sub.1 . . . 30.sub.i, 32.sub.1 . . . 32.sub.j, 34.sub.1, 34.sub.2, and 36) arranged in at least one stage. The multiplexer block is coupled to the plurality of memory array outputs (28.sub.1 . . . 28.sub.n). The multiplexer block (14) is operable to provide a multiplexer block output (38) representing a data state of a desired memory cell corresponding to the memory address (MEMORY ADDRESS) responsive to a plurality of multiplexer control signals (44.sub.1 . . . 44.sub.m). Each latch block is operable to receive a plurality of input signals, operable to retain a plurality of data states and operable to provide an output signal. A control block (16) is coupled to the memory array (12) and to the multiplexer block (14). The control block (16) is operable to determine from the memory address (MEMORY ADDRESS) whether the data state of the desired memory cell is retained by a latch block in the multiplexer block (14) and operable to generate the plurality of multiplexer control signals (44.sub.1 . . . 44.sub.m).
REFERENCES:
patent: 4593390 (1986-06-01), Hildebrand et al.
patent: 4932002 (1990-06-01), Houston
patent: 5214610 (1993-05-01), Houston
patent: 5311519 (1994-05-01), Getzlaff et al.
patent: 5341488 (1994-08-01), Kobayashi
patent: 5357146 (1994-10-01), Heimann
IEEE Journal of Solid-State Circuits, Bernard K. Gunther, "An Integrated Pre-Access Architecture for CMOS SRAM", vol. 27, No. 6, pp. 901-907, Jun. 1992.
Dinh Son
Donaldson Richard L.
Kempler William B.
Nelms David C.
Texas Instruments Inc.
LandOfFree
Memory device having a latching multiplexer and a multiplexer bl does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory device having a latching multiplexer and a multiplexer bl, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device having a latching multiplexer and a multiplexer bl will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2196914