Memory device and method for fast cross row data access

Details Memory device and method for fast cross row data access Memory device and method for fast cross row data access

2006-03-28

2010-02-09

Nguyen, VanThu (Department: 2824)

Static information storage and retrieval

Read/write circuit

Having particular data buffer or latch

C365S230060, C365S230080

Reexamination Certificate

active

07660167

ABSTRACT:
A memory device can provide burst access to row boundary crossing addresses without introducing inter-burst latency. Address locations for a first row of the burst can be accessed at speed, while a prefetch latch can be accessed in lieu of a next row.

REFERENCES:
patent: 5285421 (1994-02-01), Young et al.
patent: 5768215 (1998-06-01), Kwon et al.
patent: 5806082 (1998-09-01), Shaw
patent: 6128244 (2000-10-01), Thompson et al.
patent: 6477082 (2002-11-01), Pekny et al.
patent: 6510097 (2003-01-01), Fukuyama
patent: 6944087 (2005-09-01), Kanapathippillai et al.

Affiliated with

Also associated with

Rating

Memory device and method for fast cross row data access does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory device and method for fast cross row data access, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device and method for fast cross row data access will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4205368