Memory controller controlling cached DRAM

Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S049130, C365S230030

Reexamination Certificate

active

06928003

ABSTRACT:
According to the semiconductor device and method of the present invention, because regular cache memories subjected to hit checks are distinguished from spare cache memories not subjected to hit checks, and because sense amplifiers are also used as cache memories, built-in cache memories are operated faster and at low power consumption. A memory control unit is capable of distinguishing regular memories subjected to hit checks and spare memories not subjected to hit checks. This way, if a hit check is a miss, one of the cache memories not subjected to a hit checks is subjected to a subsequent hit operation and another one of the cache memories not subjected to hit checks is not subjected to the next hit check operation.

REFERENCES:
patent: 5822772 (1998-10-01), Chan et al.
patent: 5848428 (1998-12-01), Collins
patent: 5983313 (1999-11-01), Heisler et al.
patent: 5983325 (1999-11-01), Lewchuk
patent: 6333873 (2001-12-01), Kumanoya et al.
patent: 6381671 (2002-04-01), Ayukawa et al.
patent: 6415353 (2002-07-01), Leung
patent: 6473828 (2002-10-01), Matsui
patent: 2002/0003741 (2002-01-01), Maesako et al.
patent: 2002/0023197 (2002-02-01), Miura et al.
patent: 11-86532 (1999-03-01), None
patent: 2000-21160 (2000-01-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Memory controller controlling cached DRAM does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory controller controlling cached DRAM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory controller controlling cached DRAM will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3485299

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.