Memory command unit throttle and error recovery

Details Memory command unit throttle and error recovery Memory command unit throttle and error recovery

2007-06-27

2008-08-05

Ton, David (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

C370S230000

Reexamination Certificate

active

07409624

ABSTRACT:
A network device for minimizing latency and correcting errors associated with information transmitted from an external memory device. The network device includes a management unit for requesting information stored on at least one external memory device. The network device also includes a command unit for transmitting a request from the management unit to the external memory device. The command unit maintain at least one counter that is associated with current requests and compares the at least one counter to at least one predefined threshold in order to throttle the management unit when the at least one counter exceeds the at least one threshold. The network device further includes means for aligning information from the at least one external memory device with information transmitted from the command unit to the management unit and for ensuring that aligned information is accurate.

REFERENCES:
patent: 5414704 (1995-05-01), Spinney
patent: 5423015 (1995-06-01), Chung
patent: 5610905 (1997-03-01), Murthy et al.
patent: 5768516 (1998-06-01), Sugishima
patent: 5875312 (1999-02-01), Walsh et al.
patent: 5892922 (1999-04-01), Lorenz
patent: 5991295 (1999-11-01), Tout et al.
patent: 6016310 (2000-01-01), Muller et al.
patent: 6088356 (2000-07-01), Hendel et al.
patent: 6119196 (2000-09-01), Muller et al.
patent: 6259699 (2001-07-01), Opalka et al.
patent: 6335935 (2002-01-01), Kadambi et al.
patent: 6425015 (2002-07-01), Jennings et al.
patent: 6591299 (2003-07-01), Riddle et al.
patent: 6707818 (2004-03-01), Kadambi et al.
patent: 6975637 (2005-12-01), Lenell
patent: 6981084 (2005-12-01), Connor
patent: 6985150 (2006-01-01), Deering
patent: 6996099 (2006-02-01), Kadambi et al.
patent: 7065215 (2006-06-01), Shirakawa et al.
patent: 7088713 (2006-08-01), Battle et al.
patent: 7145869 (2006-12-01), Kadambi et al.
patent: 0312917 (1989-04-01), None
patent: 0785699 (1997-07-01), None
patent: 1093266 (2001-04-01), None
patent: WO 99/00938 (1999-01-01), None
patent: WO 99/00949 (1999-01-01), None
patent: WO 99/00950 (1999-01-01), None

Affiliated with

Also associated with

Rating

Memory command unit throttle and error recovery does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory command unit throttle and error recovery, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory command unit throttle and error recovery will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4008784