Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2007-08-07
2007-08-07
Smith, Zandra V. (Department: 2822)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S258000, C438S594000, C438S947000
Reexamination Certificate
active
11399137
ABSTRACT:
A present invention is a method, and resulting device, for fabricating memory cells with an extremely small area and reduced standby current. The small area is accomplished by a judicious use of spacers which allows a tunnel window of a storage device to be fabricated in close proximity to an associated select gate and with a reduced gate width compared to typical devices. The tunnel window is recessed within an upper surface of a substrate. The tunnel window recess is made possible by selective etching of the substrate and oxides covering the substrate. A substantial reduction in the size of a tunnel window means device scaling is possible far beyond what is attainable with standard photolithography. Standby current is reduced significantly by fabricating a select device with complementary material types for the gate compared with the adjacent source/drain regions.
REFERENCES:
patent: 5313421 (1994-05-01), Guterman et al.
patent: 5516713 (1996-05-01), Hsue et al.
patent: 5712180 (1998-01-01), Guterman et al.
patent: 5756385 (1998-05-01), Yuan et al.
patent: 5776810 (1998-07-01), Guterman et al.
patent: 5847996 (1998-12-01), Guterman et al.
patent: 5883409 (1999-03-01), Guterman et al.
patent: 5910915 (1999-06-01), Guterman et al.
patent: 5910925 (1999-06-01), Guterman et al.
patent: 5972752 (1999-10-01), Hong
patent: 6002152 (1999-12-01), Guterman et al.
patent: 6506646 (2003-01-01), Miyagi
patent: 6579808 (2003-06-01), Cho et al.
patent: 6664587 (2003-12-01), Guterman et al.
patent: 6861700 (2005-03-01), Guterman et al.
patent: 6954381 (2005-10-01), Guterman et al.
patent: 7105455 (2006-09-01), Yoo
patent: 7132329 (2006-11-01), Hong et al.
patent: 2002/0039822 (2002-04-01), Kusumi et al.
Atmel Corporation
Schneck Thomas
Schneck & Schneck
Smith Zandra V.
Thomas Toniae M.
LandOfFree
Memory cell with reduced size and standby current does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory cell with reduced size and standby current, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory cell with reduced size and standby current will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3855212