Memory cell structures, memory arrays, memory devices,...

Details Memory cell structures, memory arrays, memory devices,... Memory cell structures, memory arrays, memory devices,...

2011-06-28

2011-06-28

Tran, Michael T (Department: 2827)

Static information storage and retrieval

Read/write circuit

Data refresh

C365S189050

Reexamination Certificate

active

07969808

ABSTRACT:
Example embodiments are directed to memory cell structures, memory arrays, memory devices, memory controllers, and memory systems using bipolar junction transistor (BJT) operation.

REFERENCES:
patent: 5146152 (1992-09-01), Jin et al.
patent: 5953263 (1999-09-01), Farmwald et al.
patent: 5998840 (1999-12-01), Kim
patent: 6055183 (2000-04-01), Ho et al.
patent: 6060750 (2000-05-01), Hisamoto et al.
patent: 6084812 (2000-07-01), Joo
patent: 6147903 (2000-11-01), Takahashi
patent: 6475890 (2002-11-01), Yu
patent: 6567330 (2003-05-01), Fujita et al.
patent: 6621725 (2003-09-01), Ohsawa
patent: 6697909 (2004-02-01), Wang et al.
patent: 6723638 (2004-04-01), He et al.
patent: 6723838 (2004-04-01), Huganir et al.
patent: 6826074 (2004-11-01), Yamauchi
patent: 6861689 (2005-03-01), Burnett
patent: 6861889 (2005-03-01), Tobita
patent: 6882008 (2005-04-01), Ohsawa
patent: 6982918 (2006-01-01), Fazan et al.
patent: 7064973 (2006-06-01), Peng et al.
patent: 7075151 (2006-07-01), Shino
patent: 7098507 (2006-08-01), Tang et al.
patent: 7154788 (2006-12-01), Takemura et al.
patent: 7170807 (2007-01-01), Fazan et al.
patent: 7187581 (2007-03-01), Ferrant et al.
patent: 7233536 (2007-06-01), Ogiwara et al.
patent: 7301803 (2007-11-01), Okhonin et al.
patent: 7326634 (2008-02-01), Lindert et al.
patent: 7338862 (2008-03-01), Huo et al.
patent: 7436724 (2008-10-01), Nandi
patent: 7442988 (2008-10-01), Oh et al.
patent: 2002/0057622 (2002-05-01), Sim
patent: 2003/0231524 (2003-12-01), Ohsawa
patent: 2004/0256683 (2004-12-01), Lee et al.
patent: 2005/0026354 (2005-02-01), Bhattacharyya
patent: 2005/0068807 (2005-03-01), Ohsawa
patent: 2005/0180214 (2005-08-01), Park
patent: 2006/0081851 (2006-04-01), Ono
patent: 2006/0092739 (2006-05-01), Fujita et al.
patent: 2006/0131650 (2006-06-01), Okhonin et al.
patent: 2006/0138558 (2006-06-01), Morikado
patent: 2006/0208301 (2006-09-01), Shino
patent: 2007/0007574 (2007-01-01), Ohsawa
patent: 2007/0013007 (2007-01-01), Kusunoki et al.
patent: 2007/0023809 (2007-02-01), Villaret et al.
patent: 2007/0051994 (2007-03-01), Song et al.
patent: 2007/0058427 (2007-03-01), Okhonin et al.
patent: 2007/0090443 (2007-04-01), Choi et al.
patent: 2007/0091703 (2007-04-01), Nishimura et al.
patent: 2007/0097751 (2007-05-01), Popoff et al.
patent: 2007/0158727 (2007-07-01), Song et al.
patent: 2007/0161181 (2007-07-01), Song et al.
patent: 2007/0285982 (2007-12-01), Carman
patent: 2008/0012439 (2008-01-01), Wu et al.
patent: 2008/0130376 (2008-06-01), Park et al.
patent: 2008/0278473 (2008-11-01), An
patent: 2008/0284493 (2008-11-01), Baek et al.
patent: 2008/0303095 (2008-12-01), Xiong et al.
patent: 04-366492 (1992-12-01), None
patent: 2003-31696 (2003-01-01), None
patent: 2003-068877 (2003-03-01), None
patent: 2003-132682 (2003-05-01), None
patent: 2006085812 (2006-03-01), None
patent: 2006/107560 (2006-04-01), None
patent: 2006-108396 (2006-04-01), None
patent: 2006-156986 (2006-06-01), None
patent: 2006-179746 (2006-07-01), None
patent: 2006-260722 (2006-09-01), None
patent: 2007-018588 (2007-01-01), None
patent: 2007-0108588 (2007-01-01), None
patent: 2007-036257 (2007-02-01), None
patent: 2007-073680 (2007-03-01), None
patent: 10-1994-0003406 (1994-02-01), None
patent: 10-0248507 (1999-12-01), None
patent: 10-2002-0014757 (2002-02-01), None
patent: 10-2003-0015823 (2003-02-01), None
patent: 10-0429868 (2004-04-01), None
patent: 10-2005-0071665 (2005-07-01), None
patent: 10-0502374 (2005-07-01), None
patent: 10-0542161 (2006-01-01), None
patent: 10-2006-0104794 (2006-10-01), None
patent: 10-0660910 (2006-12-01), None
patent: 10-0663359 (2006-12-01), None
patent: 10-2066359 (2006-12-01), None
patent: 10-0673012 (2007-01-01), None
patent: 10-0682537 (2007-02-01), None
patent: 10-0699890 (2007-03-01), None
patent: 10/200/-0047105 (2008-05-01), None
patent: 10-2008-0058806 (2008-06-01), None
“Bipolar Junction Transistor”,Wikipedia, (http://en.wikipedia.org/wiki/Bit) (May 19, 2008).
Matloubian et al., “Modeling of the Subthreshold Characteristics of SOI MOSFET's with Floating Body,”IEEE Trans. On Elec. Devices, vol. 17, No. 9, pp. 1984-1994 (Sep. 1990).
Takashi Ohsawa et al., “An 18.5ns 128Mb SOI DRAM with a Floating Body Cell”,ISSCC2005, Session 25, pp. 458-459, 609 (2005).
Chang Woo Oh et al., “Floating Body DRAM Characteristics of Silicon-on-ONO (SOONO) Devices for System-on-Chip (SoC) Applications”, 2007Symp.on VLSI Tech. Digest of Tech. Papers., pp. 168-169 (2007).
“Capacitor-less IT DRAM cell structure for sensing margin and retention time enhancement”, 2007The Korean Conference on Semiconductors, (2007).
Hoon Jeong et al., “A Capacitor-less IT DRAM Cell Based on a Surrounding Gate MOSFET with a Vertical Channel”, 2005IEEE Silicon Nanoelectronics Workshop, pp. 92-93 (2005).
Takashi Ohsawa et al., “A Memory Using One-Transistor Gain Cell on SOI(FBC) with Performance Suitable for Embedded DRAM's”, 2003Symp. On VLSI Circuits Digest of Technical Papers, pp. 93-96 (2003).
Changhyun Cho et al., “A 6F2DRAM Technology in 60nm era for Gigabit Densities”, 2005Symp. On VLSI Technology Digest of Technical Papers, pp. 36-37 (2005).
K. Ota et al., “Novel Locally Strained Channel Technique for High performance 55nm CMOS”,IEEE, pp. 27-30 (2002).
Takashi Ohsawa et al., “Memory Design Using a One-Transistor Gain Cell on SOI”,IEEE J .Solid State Circuits, vol. 37, No. 11, pp. 1510-1522 (Nov. 2002).
Office Action dated Jun. 7, 2010 for related U.S. Appl. No. 12/348,036.
Michel Bron et al., “A 2ns Read Latency, 4Mb Embedded Z-Ram Floating Body Memory Macro in 45nm SOI Technology,”.
Ki-Whan Song et al., “55nm Capacitor-less 1T DRAM Cell Transistor with Non-Overlap Structure”.
Office Action dated Dec. 23, 2010 issued in related U.S. Appl. No. 12/654,333.
Office Action dated Jan. 3, 2011 issued in related U.S. Appl. No. 12/453,036.
Office Action dated Aug. 18, 2010 for related U.S. Appl. No. 12/285,520.

Affiliated with

Also associated with

Rating

Memory cell structures, memory arrays, memory devices,... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory cell structures, memory arrays, memory devices,..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory cell structures, memory arrays, memory devices,... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2713186