Memory cell programming

Details Memory cell programming Memory cell programming

2007-10-29

2010-12-14

Ton, David (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Memory testing

C714S719000

Reexamination Certificate

active

07853841

ABSTRACT:
Embodiments of the present disclosure provide methods, devices, and systems for performing a programming operation on an array of non-volatile memory cells. One method includes programming a number of cells to a number of final data states. The method includes performing, prior to completion of, e.g., finishing, the programming operation, an erase state check on a subset of the number of cells, which were to be programmed to an erased state.

REFERENCES:
patent: 5646891 (1997-07-01), Okamoto
patent: 5889744 (1999-03-01), Iwanaga
patent: 6665214 (2003-12-01), Cheah et al.
patent: 7171513 (2007-01-01), Gonzalez et al.
patent: 7512014 (2009-03-01), Tran et al.
patent: 7679961 (2010-03-01), Lee et al.
patent: 2005/0172065 (2005-08-01), Keays
patent: 2006/0248434 (2006-11-01), Radke et al.

Affiliated with

Also associated with

Rating

Memory cell programming does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory cell programming, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory cell programming will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4164654