Memory cell array

Details Memory cell array Memory cell array

2007-11-27

2007-11-27

Phung, Anh (Department: 2824)

Static information storage and retrieval

Systems using particular element

Flip-flop

C365S149000, C365S150000

Reexamination Certificate

active

11562315

ABSTRACT:
A memory cell array is formed by providing a plurality of memory cells along a substrate, where each of the memory cells includes a storage element and an access transistor. A plurality of bit lines are formed that extend along a first direction of the substrate. A plurality of active area lines and a plurality of isolation trenches are also formed in the semiconductor substrate, with the isolation trenches being adjacent the active area lines such that each isolation trench is disposed between and electrically isolates a first active area line from a second active area line. The access transistors are at least partially formed in the active area lines and electrically couple corresponding storage elements to corresponding bit lines via bit line contacts, and at least a portion of each bit line contact is located at an intersection of a bit line and a corresponding active area line.

REFERENCES:
patent: 5502320 (1996-03-01), Yamada
patent: 6419948 (2002-07-01), Blume et al.
patent: 6545904 (2003-04-01), Tran
patent: 6894915 (2005-05-01), Tran
patent: 7020039 (2006-03-01), Tran et al.

Affiliated with

Also associated with

Rating

Memory cell array does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory cell array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory cell array will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3849404