Memory bus termination

Details Memory bus termination Memory bus termination

2005-11-15

2005-11-15

Elms, Richard (Department: 2824)

Static information storage and retrieval

Read/write circuit

Having particular data buffer or latch

C365S189110, C365S230080

Reexamination Certificate

active

06965529

ABSTRACT:
Methods, apparatus and machine-readable medium to terminate a memory bus line. In some embodiments, the memory bus line is terminated with one or more transistors of an output buffer that are used to drive the memory bus line during a memory write.

REFERENCES:
patent: 5713006 (1998-01-01), Shigeeda
patent: 5737765 (1998-04-01), Shigeeda
patent: 5784291 (1998-07-01), Chen et al.
patent: 5919252 (1999-07-01), Klein
patent: 6051989 (2000-04-01), Walck
patent: 6154047 (2000-11-01), Taguchi
patent: 6157973 (2000-12-01), Ohtani et al.
patent: 6256235 (2001-07-01), Lee
patent: 6316980 (2001-11-01), Vogt et al.
patent: 6347850 (2002-02-01), Volk
patent: 6559690 (2003-05-01), Waldrop
Bill Gervasi, “Configurations and Considerations for DDR Memory”, JEDEC Memory Parametrics, 38 pages.
Jedec Standard, “Definition of the SSTV16857 2.5 V 14-Bit SSTL—2 Registered Buffer for DDR DIMM Applications” JECED Solid State Technology Association, JESD82-3, Aug. 2001, 13 pages.
Jedec Standard, “Definition of the SSTV16857 2.5 V 13-Bit to 26-Bit SSTL—2 Registered Buffer for Stacked DDR DIMM Applications” JECED Solid State Technology Association, JESD82-4, Aug. 2001, 13 pages.
Jedec Standard, “Double Data Rate (DDR) SDRAM Specification” JECED Solid State Technology Association, JESD79, Jun. 2000, 76 pages.
Joe Marci, “DDR II—The Evolution Continues JEDEC Future Dram Task Group”, ATI Technologies, 15 pages.

Affiliated with

Also associated with

Rating

Memory bus termination does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory bus termination, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory bus termination will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3480238