Memory architecture with single-port cell and dual-port...

Details Memory architecture with single-port cell and dual-port... Memory architecture with single-port cell and dual-port...

2006-09-19

2006-09-19

Dinh, Son T. (Department: 2824)

Static information storage and retrieval

Read/write circuit

Bad bit

C365S063000, C365S203000, C365S230060

Reexamination Certificate

active

07110309

ABSTRACT:
A single-port hierarchical memory structure including memory modules having memory cells; hierarchically-coupled local and global sense amplifiers; hierarchically-coupled local and global row decoders; and a predecoding circuit coupled with selected global row decoders. The predecoding circuit is disposed to provide predecoding at a speed substantially faster than the predetermined memory access speed of the memory structure, allowing access to a memory cell at least twice during the memory access period, thereby providing dual-port functionality. A WRITE-AFTER-READ operation without a separate, interposed PRECHARGE cycle, is completed within one memory access cycle of the hierarchical memory structure. The method includes locally selecting the first memory location of a first datum; locally sensing the first datum (i.e., the READ operation); globally selecting, the second memory location; concurrently with the globally selecting, globally sensing the first datum at the first memory location; outputting the first data subsequent to the globally sensing; inputting the second datum substantially immediately subsequent to the outputting the first datum; locally selecting the second memory location; and storing the second datum (i.e., WRITE operation). Also, a WRITE-AFTER-WRITE operation similarly is accomplished by interposing a PRECHARGE operation between subsequent WRITE operations. A redundant group of memory cells, and techniques for assigning them to a memory location in a “FAULT” condition, also are provided.

REFERENCES:
patent: 5170375 (1992-12-01), Mattausch et al.
patent: 5752264 (1998-05-01), Blake et al.
patent: 5781498 (1998-07-01), Suh
patent: 5864497 (1999-01-01), Suh
patent: 5923615 (1999-07-01), Leach et al.
patent: 5995422 (1999-11-01), Im et al.
patent: 6026036 (2000-02-01), Sekiya et al.
patent: 6040999 (2000-03-01), Hotta et al.
patent: 6084807 (2000-07-01), Choi
patent: 6141286 (2000-10-01), Vo et al.
patent: 6141287 (2000-10-01), Mattausch
patent: 6144604 (2000-11-01), Haller et al.
patent: 6154413 (2000-11-01), Longwell et al.
patent: 6163495 (2000-12-01), Ford et al.
patent: 6166942 (2000-12-01), Vo et al.
patent: 6166986 (2000-12-01), Kim
patent: 6166989 (2000-12-01), Hamamoto et al.
patent: 6169701 (2001-01-01), Eto et al.
patent: 6173379 (2001-01-01), Poplingher et al.
Kiyoo Itoh et al.,Trends in Low-Power RAM Circuit Technologies,Proceedings of the IEEE, vol. 83, No. 4, pp. 524-543, Apr. 1995.

Affiliated with

Also associated with

Rating

Memory architecture with single-port cell and dual-port... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory architecture with single-port cell and dual-port..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory architecture with single-port cell and dual-port... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3530508