Memory addressing structural test

Details Memory addressing structural test Memory addressing structural test

2001-03-30

2004-04-13

Tran, Andrew Q. (Department: 2824)

Static information storage and retrieval

Read/write circuit

Testing

C365S230060, C365S189050, C365S233100, C714S718000

Reexamination Certificate

active

06721216

ABSTRACT:

FIELD OF THE INVENTION
The present invention is related to the use of structural testing techniques to speed the testing of a memory array beyond what is possible with conventional functional tests.
ART BACKGROUND
As memory arrays commonly used in many electronic devices become increasingly larger and more densely packed, the testing complexity increases exponentially, and so does the time required to thoroughly test the individual cells and other memory array components. As a result, manufacturing test processes take increasing longer to complete, as do efforts to debug the faults that are found.
Common practice within the art is to make use of functional tests wherein various combinations of values are written to and read back from memory cells within a memory array. However, as both the rows and columns of memory cells within memory arrays continue to increase in size, the number of write and read operations required to adequately test the memory cells increases exponentially, and causes a corresponding exponential increase in the amount of time required to carry out such tests. This has prompted questions about engaging in making increasing tradeoffs between manufacturing throughput of parts and thoroughness of test coverage, increasing the likelihood that faulty memory arrays will be passed on to customers.
Such functional tests also do not provide much in the way of information needed to trace the source of the failure. In essence, when it is found that a cell has returned a value other than what was last written to it, this result doesn't not provide an indication as to whether it was an address decoder fault, a data latch fault, a data line fault, a memory cell fault or a driver fault. Therefore, further tests are needed to isolate the fault within the memory array so that subsequent manufacturing yields may be improved, and as memory arrays continue to increase in size, the length of time required to perform these additional tests also increases.


REFERENCES:
patent: 4503536 (1985-03-01), Panzer
patent: 4527272 (1985-07-01), Reiney
patent: 4903266 (1990-02-01), Hack
patent: 5184327 (1993-02-01), Matsuda et al.

Affiliated with

Also associated with

Rating

Memory addressing structural test does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory addressing structural test, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory addressing structural test will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3239629