Mechanism for proxy management of multiprocessor virtual memory

Details Mechanism for proxy management of multiprocessor virtual memory Mechanism for proxy management of multiprocessor virtual memory

2006-03-21

2006-03-21

Peugh, Brian R. (Department: 2187)

Electrical computers and digital processing systems: memory

Address formation

Address mapping

C711S147000, C709S223000, C707S793000

Reexamination Certificate

active

07017025

ABSTRACT:
A method and apparatus within a computer processing environment is provided for proxy management of a plurality of memory management units connected to a plurality of processing elements or cores within a unified memory environment. The proxy management system includes a proxy processor, such as a RISC core, and proxy memory management units that translate virtual memory requests generated by each of the processing elements into physical address. If the virtual memory requests can be translated directly into a physical address, then the translation is performed and the memory request proceeds. However, if the virtual address cannot be translated into a physical address by the proxy memory management unit, then the unit alerts the proxy processor to perform a page table lookup to locate the physical address. The lookup updates the table in the proxy memory management unit and the memory access proceeds. Such lookup is transparent to the processing element that generated the memory access.

REFERENCES:
patent: 4951192 (1990-08-01), Chase, Jr. et al.
patent: 4951193 (1990-08-01), Muramatsu et al.
patent: 5022004 (1991-06-01), Kurtze et al.
patent: 5450607 (1995-09-01), Kowalczyk et al.
patent: 5623628 (1997-04-01), Brayton et al.
patent: 5754818 (1998-05-01), Mohamed
patent: 5860111 (1999-01-01), Martinez, Jr. et al.
patent: 6148379 (2000-11-01), Schimmel
patent: 6223274 (2001-04-01), Catthoor et al.
patent: 6266753 (2001-06-01), Hicok et al.
patent: 6298418 (2001-10-01), Fujiwara et al.
patent: 6480876 (2002-11-01), Rehg et al.
patent: 6684305 (2004-01-01), Deneau
patent: 2002/0007427 (2002-01-01), Forin
patent: 2002/0062434 (2002-05-01), Chauvel et al.
G. Michael Ulher et al, COMPAQ Digital Technical Journal, vol. 4, No. 3, Summer 1992.
Joel M. Tendler et al, IBM E Server, Power4 System Microarchitecture, Technical White Paper, Oct. 2001 pp. 1-33.
Feldmann et al.Performance of Web Proxy Caching in Heterogeneous Bandwidth Environments. IEEE. vol. 1. Mar. 1999 pp. 107-116.
Max Baron,Intrinsity Arrays 2GHz Adaptive Matrix. Microprocessor Report, EPF 2002 Presentation Introduces Fastmath, May 2002.
Uhler, G. Michael et al “The NVAX and NVAX+ High-performance VAX Microprocessors.”Digital Technical Journalvol. 4, No. 3 Summer 1992 p. 11-23.
Anderson, Walker “Logical Verification of the NVAX CPU Chip Design.”Digital Technical Journalvol. 4, No. 3 Summer 1992 p. 38-46.
Crowell, Jonathan C. et al “The Design of the VAX 4000 Model 100 and MicroVAX 3100 Model 90 Desktop Systems.”Digital Technical Journalvol. 4, No. 3 Summer 1992 p. 73-81.
Donchin, Dale R. et al “The NVAX CPU Chip: Design Challenges, Methods and CAD Tools.”Digital Technical Journalvol. 4, No. 3 Summer 1992 p. 24-37.
Chisvin, Lawrence et al “The VAX 6000 Model 600 Processor.”Digital Technical Journalvol. 4, No. 3 Summer 1992 p. 47-69.
Callander, Sr. Michael A. et al “The VAXstation 4000 Model 90.”Digital Technical Journalvol. 4, No. 3 Summer 1992 p. 82-91.
Porter, Brian “VAX 6000 Error Handling: A Pragmatic Approach.”Digital Technical Journalvol. 4, No. 3 Summer 1992 p. 92-104.
Becker, MikeMulti-GHz Processors for Embedded SystemsIntrinsity Embedded Processor Forum. Apr. 30, 2002.
Crowell, Jonathan C. et al “Design of the VAX 4000 Model 400, 500 and 600 Systems.”Digital Technical Journalvol. 4, No. 3 Summer 1992.
Kai Li et al. “Memory Coherence in Shared Virtual Memory Systems.” ACM Transactions on Computer Systems. vol. 7, No. 4 Nov. 1989. pp. 321-359.
Kai Li et al. “Memory Coherence in Shared Virtual Memory Systems,”. ACM 1986 pp. 229-239.
Jack Browne. Statement of Recollection. Sep. 21, 2005.

Affiliated with

Also associated with

Rating

Mechanism for proxy management of multiprocessor virtual memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Mechanism for proxy management of multiprocessor virtual memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mechanism for proxy management of multiprocessor virtual memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3583439