Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2008-01-08
2008-01-08
Lindsay, Jr., Walter (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S949000, C257SE21206, C257SE21507, C257SE21590
Reexamination Certificate
active
11022612
ABSTRACT:
Masks for fabricating a semiconductor device and methods of forming mask patterns are provided which are capable of enhancing the breakdown voltage of the fabricated semiconductor device by accurately correcting a line width pattern error of a semiconductor substrate due to a mask error during a process for forming a well ion implantation mask pattern. A disclosed mask used to manufacture a semiconductor device having complementary N-well and P-well includes: a master mask for the complementary N-well and P-well; and a light-blocking pattern on the master mask, wherein a region of the master mask, which is not a portion of the master mask adjacent to the light-blocking pattern, is etched by a predetermined thickness to have a phase shifting function.
REFERENCES:
patent: 6767824 (2004-07-01), Nallan et al.
patent: 2003/0203580 (2003-10-01), Choo et al.
patent: 2004/0029021 (2004-02-01), Garza et al.
patent: 10-2003-0054070 (2003-07-01), None
Dongbu Electronics Co. Ltd.
Fortney Andrew D.
Lindsay, Jr. Walter
LandOfFree
Masks for fabricating semiconductor devices and methods of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Masks for fabricating semiconductor devices and methods of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Masks for fabricating semiconductor devices and methods of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3907799