Mapping of programmable logic devices

Details Mapping of programmable logic devices Mapping of programmable logic devices

2006-10-17

2006-10-17

Whitmore, Stacy A. (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

07124392

ABSTRACT:
A method for mapping an electronic digital circuit to a Look Up table (LUT) based Programmable Logic Deviceoperates by selecting an unmapped or partially mapped LUT, and identifying a group of circuit elements for mapping on the selected LUT based on the available capacity of the selected LUT and the mapping constraints. The identified circuit elements are mapped onto the selected LUT. The identification of circuit elements and mapping is carried out while taking into consideration the Cascade Logic associated with the selected LUT. The process continues until all circuit elements have been mapped. The group of circuit elements is mapped to the cascade logic prior to mapping on the LUTs. Conversely, the cascade logic is incorporated only after all circuit elements have initially been mapped onto LUTs or some elements remain unmapped after all LUTs have been utilized. The mapping constraints include timing, placement, and size constraints.

REFERENCES:
patent: 5946219 (1999-08-01), Mason et al.
patent: 6212670 (2001-04-01), Kaviani
patent: 6216257 (2001-04-01), Agrawal et al.
patent: 6336208 (2002-01-01), Mohan et al.
patent: 6470485 (2002-10-01), Cote et al.
patent: 6490717 (2002-12-01), Pedersen et al.
patent: 6725442 (2004-04-01), Cote et al.
Kuang-Chien Chen, Jason Cong, Yuzheng Ding, Andrew Kahng, Peter Trajmar;DAG-Map: Graph Based FPGA Technology Mapping For Delay Optimization; IEEE Design and test of computers, pp. 7-20, Sep. 1992.
Jason Cong and Yuzheng Ding;An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Designs; IEEE Trans. On Computer Aided Design of Integrated Circuits and Systems CAD, vol. 13, pp. 1-12 Jan. 1994.
Jason Cong and Yuzheng Ding;On Area/Depth Trade-off in LUT-Based FPGA Technology Mapping; 30thACM/IEEE design Automation Conference (DAC), pp. 213-218, 1993.
Jason Cong and Yuzheng Ding;Beyond the Combinatorial Limit in Depth Minimization for LUT-Based FPGA Designs; IEEE/ACM International Conference on Computer Aided Design (ICCAD), pp. 110-114, Nov. 1993.

Affiliated with

Also associated with

Rating

Mapping of programmable logic devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Mapping of programmable logic devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mapping of programmable logic devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3691693