Mapping of gate arrays

Details Mapping of gate arrays Mapping of gate arrays

1995-04-27

1996-10-15

Hudspeth, David R.

Electronic digital logic circuitry

Multifunctional or programmable

Array

326 47, 257211, H03K 19177

Patent

active

055657583

ABSTRACT:
This invention discloses a gate array device, useful either as a configurable gate array device or a compact gate array device, comprising an array of two-gate logic cells arranged in columns, a metal grid interconnecting said logic cells into clusters of macrocells, said grid comprising a bottom metal layer and at least one metal layer disposed over the bottom metal layer, power and ground lines formed of said bottom metal layer, extending generally parallel to said columns and a routing grid interconnecting said clusters of macrocells, said routing grid comprising parallel metal tracks crossing said columns of logic cells, and wherein no more than two of said parallel metal tracks are employed to connect to each logic cell.

REFERENCES:
patent: 4623911 (1986-11-01), Pryor
patent: 4875971 (1989-10-01), Orbach et al.
patent: 4924287 (1990-05-01), Orbach
patent: 4933738 (1990-06-01), Orbach et al.
patent: 4960729 (1990-10-01), Orbach et al.
patent: 4999698 (1991-03-01), Okuno et al.
patent: 5049969 (1991-09-01), Orbach et al.
patent: 5111273 (1992-05-01), Orbach et al.
patent: 5138194 (1992-08-01), Yoeli
patent: 5155065 (1992-10-01), Schweiss
patent: 5260597 (1993-11-01), Orbach et al.
patent: 5329152 (1994-07-01), Janai et al.
patent: 5367187 (1994-11-01), Yuen
patent: 5384472 (1995-01-01), Yin
patent: 5399517 (1995-03-01), Ashtaputre et al.
patent: 5404033 (1995-04-01), Wong et al.
patent: 5406138 (1995-04-01), Srinivasan et al.

Affiliated with

Also associated with

Rating

Mapping of gate arrays does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Mapping of gate arrays, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mapping of gate arrays will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1248985